Received: by 2002:a05:6a11:4021:0:0:0:0 with SMTP id ky33csp1373240pxb; Fri, 24 Sep 2021 03:07:59 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyZdg3rii34rmyRnL1eFyOetyX1A4tuwu8rAVnZu4Z7wesiPZPnx7FHJlEDFw1TnfQaodqa X-Received: by 2002:a92:6f06:: with SMTP id k6mr7234213ilc.116.1632478079755; Fri, 24 Sep 2021 03:07:59 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1632478079; cv=none; d=google.com; s=arc-20160816; b=NFdcMDJgyAopCuKmumy9p00jV5rPQ8NuyCoUIYiUPNKu/07EJeMC5quutmfO5eL4m1 uLnbIG6owY3F1A6MxefbYbiFd10Xht1Pcqs8lX17wd6I+cn9mZQ5/G5/pzOQkX55S30b 4OR9FGlhlvAH7gSCmQQZ/oyezG4sQHcaN0VzhC9xUG1XnJ2d0kj/xk6MIEy8b26JsuHK 5s5dFoY48SKhDTsbrSxcDJ/QsVG2P31Yy2xuiifgScw6edZCmXAJwEwRqktI1sdaAUMB 0PwTGButzD9u6P3+Jf0XN2WYae+Db/Wy/SWwEwwIIluT5iFCWF93si5bkSKClboV/qOk Cocg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:subject:cc:to:from :dkim-signature; bh=qP5VfjwaQq42BNKUbcnuVAphpsb5x+ovpSEyhK/MJH8=; b=bs8hKtv/H4Wd6VCPLm3a12Lf1wfoEIokHHsof10alrh9JhtsZeRsyGE7dN9rFkjmm9 38CtywzbYRKwh/E23E49FGAy3/SIOiduN60vhFOCJ2bHXZfUrr2HQ/KZwInrK+VsMIhg HePYlXB73RCef6J5nJtummEVBmpJjnufrERMJBx9QXVmLUA/Db+6HYmv9oXN2S4v81Fk DyBiDKdTi4kWH2848aTnUAlxGAHLJ5sKsakpp2EXn0O2dc+xF7hh9RSHIB0QaE+k8nFy UMJjdvUKWOAOqED5xbOH6bq1jf5vXaUAEUgIzUEB6og/PmlAGJgpFrR3NBwekRXbLI4P vO0A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=lwlBL+Vb; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id k21si4742461ios.3.2021.09.24.03.07.47; Fri, 24 Sep 2021 03:07:59 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=lwlBL+Vb; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S245534AbhIXKIW (ORCPT + 99 others); Fri, 24 Sep 2021 06:08:22 -0400 Received: from alexa-out.qualcomm.com ([129.46.98.28]:60921 "EHLO alexa-out.qualcomm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S245458AbhIXKIV (ORCPT ); Fri, 24 Sep 2021 06:08:21 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; i=@quicinc.com; q=dns/txt; s=qcdkim; t=1632478008; x=1664014008; h=from:to:cc:subject:date:message-id:mime-version; bh=qP5VfjwaQq42BNKUbcnuVAphpsb5x+ovpSEyhK/MJH8=; b=lwlBL+VbpWyTIwUPheOUdMpBFYGyhXFGiMXte2lqUmxDtiMVvzh5Vm4o Oy568o23oJsNIqabx2BC64k+gRp8V1wN4+6Kq3Rx3RptyDrdXQonIiCpl DKz/pV47HAMjEtn1H5tWvlh4S3rshC7/ygrrFSEpdLVMnq9AQANqVm5gY o=; Received: from ironmsg09-lv.qualcomm.com ([10.47.202.153]) by alexa-out.qualcomm.com with ESMTP; 24 Sep 2021 03:06:48 -0700 X-QCInternal: smtphost Received: from nalasex01c.na.qualcomm.com ([10.47.97.35]) by ironmsg09-lv.qualcomm.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 24 Sep 2021 03:06:47 -0700 Received: from taozha-gv.qualcomm.com (10.80.80.8) by nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.922.7; Fri, 24 Sep 2021 03:06:43 -0700 From: Tao Zhang To: Mathieu Poirier , Suzuki K Poulose , Alexander Shishkin CC: Tao Zhang , Mike Leach , Leo Yan , Greg Kroah-Hartman , , , , Tingwei Zhang , Mao Jinlong , Yuanfang Zhang Subject: [PATCH v2 0/2] Add Coresight support for RB5 board Date: Fri, 24 Sep 2021 18:06:19 +0800 Message-ID: <1632477981-13632-1-git-send-email-quic_taozha@quicinc.com> X-Mailer: git-send-email 2.7.4 MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01c.na.qualcomm.com (10.47.97.35) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This series adds Coresight support for SM8250 Soc on RB5 board. It is composed of two elements. a) Add ETM PID for Kryo-5XX. b) Add coresight support to DTS for RB5. Changes since V2: - Add the comment "Cortex-A77" for Kryo-5XX ETM PID. - Correct the errors in the patch "Add Coresight support for RB5 board" v1 version, and the adsp-related configuration should not be deleted. Changes since V1: - Add ETM PID for Kryo-5XX. - Add coresight supoort to device tree for RB5. ETM verification and use of Coresight components need Coresight support in device tree. Since the ETR sink needs SMMU support, and SMMU has not been enabled on RB5. ETR is not added to this patch, and it will be added once SMMU is enabled on RB5. ETF sink has been added to the device tree for RB5. This series applies to coresight/next https://git.kernel.org/pub/scm/linux/kernel/git/next/linux-next.git Tao Zhang (2): coresight: etm4x: Add ETM PID for Kryo-5XX arm64: dts: qcom: sm8250: Add Coresight support arch/arm64/boot/dts/qcom/qrb5165-rb5.dts | 442 +++++++++++++++++- .../coresight/coresight-etm4x-core.c | 1 + 2 files changed, 439 insertions(+), 4 deletions(-) -- The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum, a Linux Foundation Collaborative Project