Received: by 2002:a05:6a11:4021:0:0:0:0 with SMTP id ky33csp1756023pxb; Fri, 24 Sep 2021 11:05:43 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwMZSHhVwKcKtmPNG+2OQv5s1BIy6xfaZ09saVwGRYrxjhTMlKbsZycVZ/BFDfUgHoIbeyB X-Received: by 2002:a05:6638:1606:: with SMTP id x6mr10737461jas.59.1632506743500; Fri, 24 Sep 2021 11:05:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1632506743; cv=none; d=google.com; s=arc-20160816; b=qfhJdX0eLHHRSiH+Y8IFZNYI6QHr6L8M/DaeNqFiFmrPQhWWedOu/BkQFmt+ltlrXu f/IVdcaQ3SFNxtRB96C43XAJVjvpWwz2N1PCbktoXFBde1Zawuy9fT0pN+M5tPynX6QZ XG69FWPmNwpO6bsr2CFnvdozMkrpE9+5XSd47qZnbocmLGdURVNFNhoC1x1VvKEvw56S 7YCoN1tZnAKWtFBJ/CsIZdwV1y5uhDGiJ4aHFMPGFfzh82Zsk9PQveo2IVst5Uq2PJ+S OhNt9wF9Jo2RaVOYx4Yrg+aY/cTTfDuif3ndCeh+Hnh1b12sMOOW4glOEGnI0rYiwEAO z6uw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:ironport-sdr:dkim-signature; bh=3m4wjDqMtbc3DaNqTy7fMWYzLghwF4aJ57EwcKh0iuk=; b=k0K1E3exVzjRosJM+20qb4WRJyHrkcnWSLd/XbS/mcFzXxmalodUXvVet5b+W4GGad BPr9jVt7zelH4fOFFcXzdB21iaaZPVfbU3B9sluW/0ukSk9OEhAeC6J0gAar+Z1lWXKC qjrcz5QR+2zbpvLgDoMKveDa0vZgfdnqf1a4DAF48gPf52vg/9l0k9K6NV4/dzj+0fZr s87FlDPWrgVMRmz1yJl6ZgX+FPpSWa/FD2hAgJ/4/6UStJGr+Nf/6V5Y4/qQRh3Uvp6/ 9Ya3MqK/JUFlsE6QuQsEBSeWOZIUrqgtWG17mvuCovOTM/r1XMTFlQULV1iesYnOf7m9 ij2g== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@microchip.com header.s=mchp header.b=tOE6Ezxe; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id d14si1518457ilu.50.2021.09.24.11.05.32; Fri, 24 Sep 2021 11:05:43 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=fail header.i=@microchip.com header.s=mchp header.b=tOE6Ezxe; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1345700AbhIXNBh (ORCPT + 99 others); Fri, 24 Sep 2021 09:01:37 -0400 Received: from esa.microchip.iphmx.com ([68.232.154.123]:22018 "EHLO esa.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1345613AbhIXM6h (ORCPT ); Fri, 24 Sep 2021 08:58:37 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1632488224; x=1664024224; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version; bh=0usFPvOlAO0sJ/RUuOGRTVAVjTFyvonH5jhW3bfUWaA=; b=tOE6EzxeUNMXmV9JfXCUvpLndwS/EtxgcfX9w2X6GdiwMb/2gTjwLNIC ONQxWti0epMaFrw/vLS3Bg/izRxIuGoQyY4pIyT59SiczBN3gW6t9mi+a JU9AGpJXRN1pkZH2pMif+Db8fBUhe7cSgXhaH/aWeyVZAPLEAnN7BefUc S19VnxEDQ+9BFqjhyonCOU9klq2HVR7/DB25Ul8tr8fng4XXLiFODFVlN 2njEcjBi+Puwaa0d3ViKc8e0ltXrhxanquATIssbkX9bIflNKdst5lB2Y gLjr9EpgZIOp2VXNwinyZpJUgicfE64VXVfSeAtWIQ8h6BCheF+iZC4dK g==; IronPort-SDR: xLKPtKAFjiBWMImOhz1AAU7WIB9RuWOECTRcGgXpoAMLY0nC8tctxA5pGp5QpH2euwiftSejaZ Js0yInW5NcVTJoSe7aWpCQy5WoaEBW9yvcZkrd0jPHKHaj6KHhqt4f5yAd6RUiAmRc3vt8F4P1 PIac59jufRfOo7sJCnwXNiekECPaweqqcU2V15kl2VuRaF7d66PQ9AxZm3BHt7F6PyOFvMkxpI 7Q0SfOOFL/Afi2nZgqIG2gURDNvxmvJ/aaVxUL9kocJy+wKwyDC003Bo+YA4BJccvl2m8Mig8t 6eREQJVK2AGwjJ4el0YWdv+t X-IronPort-AV: E=Sophos;i="5.85,319,1624345200"; d="scan'208";a="70524977" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa6.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 24 Sep 2021 05:57:03 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2176.14; Fri, 24 Sep 2021 05:57:03 -0700 Received: from kavya-HP-Compaq-6000-Pro-SFF-PC.microchip.com (10.10.115.15) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2176.14 via Frontend Transport; Fri, 24 Sep 2021 05:57:00 -0700 From: Kavyasree Kotagiri To: , , CC: , , , , , , Subject: [PATCH v6 1/3] dt-bindings: clock: lan966x: Add binding includes for lan966x SoC clock IDs Date: Fri, 24 Sep 2021 18:26:51 +0530 Message-ID: <20210924125653.2955-2-kavyasree.kotagiri@microchip.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210924125653.2955-1-kavyasree.kotagiri@microchip.com> References: <20210924125653.2955-1-kavyasree.kotagiri@microchip.com> MIME-Version: 1.0 Content-Type: text/plain Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org LAN966X supports 14 clock outputs for its peripherals. This include file is introduced to use identifiers for clocks. Signed-off-by: Kavyasree Kotagiri Acked-by: Rob Herring --- v5 -> v6: - Added Acked-by. v4 -> v5: - No changes. v3 -> v4: - No changes. v2 -> v3: - No changes. v1 -> v2: - Updated license. include/dt-bindings/clock/microchip,lan966x.h | 28 +++++++++++++++++++ 1 file changed, 28 insertions(+) create mode 100644 include/dt-bindings/clock/microchip,lan966x.h diff --git a/include/dt-bindings/clock/microchip,lan966x.h b/include/dt-bindings/clock/microchip,lan966x.h new file mode 100644 index 000000000000..fe36ed6d8b5f --- /dev/null +++ b/include/dt-bindings/clock/microchip,lan966x.h @@ -0,0 +1,28 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Copyright (c) 2021 Microchip Inc. + * + * Author: Kavyasree Kotagiri + */ + +#ifndef _DT_BINDINGS_CLK_LAN966X_H +#define _DT_BINDINGS_CLK_LAN966X_H + +#define GCK_ID_QSPI0 0 +#define GCK_ID_QSPI1 1 +#define GCK_ID_QSPI2 2 +#define GCK_ID_SDMMC0 3 +#define GCK_ID_PI 4 +#define GCK_ID_MCAN0 5 +#define GCK_ID_MCAN1 6 +#define GCK_ID_FLEXCOM0 7 +#define GCK_ID_FLEXCOM1 8 +#define GCK_ID_FLEXCOM2 9 +#define GCK_ID_FLEXCOM3 10 +#define GCK_ID_FLEXCOM4 11 +#define GCK_ID_TIMER 12 +#define GCK_ID_USB_REFCLK 13 + +#define N_CLOCKS 14 + +#endif -- 2.17.1