Received: by 2002:a05:6a11:4021:0:0:0:0 with SMTP id ky33csp2966963pxb; Sun, 26 Sep 2021 01:08:18 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxnhV6OsGNr/ndi/VoiTzRYWSPOYRQvR9gkCCvAwsRoJVmyYWU73lGOJiEY/lHteE1tl6QI X-Received: by 2002:a17:906:4dd5:: with SMTP id f21mr21072654ejw.106.1632643698291; Sun, 26 Sep 2021 01:08:18 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1632643698; cv=none; d=google.com; s=arc-20160816; b=RI/Ff70JbPHxbJWCuFx13GiuVdhQszCFBkaxiG3wf1d4NY36V7FRu9ox+phxli/nBH HcZ/NcLf6HHJX78pY2k/O4RsaAQZYPXFEWkocOvQpg9NRCJdw0Oud7XUAFpJOstING5+ HfwRujDUbHI43kbgWZJRdUoZMcUY/bicaQW0Aa6bAoXB7Y3BaYVaK/G45/UBdbCQDrkK hdWoJklfPWvsDa/HeC3wJuxsAk9eynUxAlycTt6wBf27O0YXvXeu1JgzwqWHS/BbTi+f SNnv/emF6p0uLniSRWZ/Mrzg9oNDowYxHzrLLarMNU5tQNGi0qXj2fB8bT0dJrrE1fI8 uI7g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=FUZzGILnmWjJQmIKbcCPglyW6LKsvDQmSPcwaOZqAYM=; b=RMMD42bZU/ZyhP+b9hGEd4h0OZ31srJn9JNbKJx/zfZ2a0Hu9gq/Kkl/XeelclemB5 t18zGUtRFDbgVAfM9Um+9wk0IDBLGLq8hknzjfFjRqunMlfXYqUzE7PgJJ1ZnYjK4Zwm xXESWaEptmvUTEp8+75Z2mfcqXK49wh62YfO5qr+XZlUZ7UDrGCRQAgnpCY4EkSMTIkG +6RtXTcJHm/84GCdpnSVOnfihJX7wMrwFohHE3Uuw8JrsX96wWhCTBUiOsiplH56drSG 2EiV6pLZWc0iPqdCEq11iKz+R67Nxl/c/XCbWie0Zgx0q1G/yV4PqfdCKpmCrg/1DWt2 b1wA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id q16si9712081edc.203.2021.09.26.01.07.54; Sun, 26 Sep 2021 01:08:18 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231374AbhIZIFV (ORCPT + 99 others); Sun, 26 Sep 2021 04:05:21 -0400 Received: from inva021.nxp.com ([92.121.34.21]:50614 "EHLO inva021.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231326AbhIZIFR (ORCPT ); Sun, 26 Sep 2021 04:05:17 -0400 Received: from inva021.nxp.com (localhost [127.0.0.1]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id ACAD3201A06; Sun, 26 Sep 2021 10:03:40 +0200 (CEST) Received: from aprdc01srsp001v.ap-rdc01.nxp.com (aprdc01srsp001v.ap-rdc01.nxp.com [165.114.16.16]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id 73916200342; Sun, 26 Sep 2021 10:03:40 +0200 (CEST) Received: from localhost.localdomain (shlinux2.ap.freescale.net [10.192.224.44]) by aprdc01srsp001v.ap-rdc01.nxp.com (Postfix) with ESMTP id D591F183AD07; Sun, 26 Sep 2021 16:03:38 +0800 (+08) From: Richard Zhu To: l.stach@pengutronix.de, kishon@ti.com, vkoul@kernel.org, robh@kernel.org, galak@kernel.crashing.org, shawnguo@kernel.org Cc: linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, kernel@pengutronix.de, linux-imx@nxp.com, Richard Zhu Subject: [PATCH v2 3/4] arm64: dts: imx8mm: add the pcie phy support Date: Sun, 26 Sep 2021 15:39:42 +0800 Message-Id: <1632641983-1455-4-git-send-email-hongxing.zhu@nxp.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1632641983-1455-1-git-send-email-hongxing.zhu@nxp.com> References: <1632641983-1455-1-git-send-email-hongxing.zhu@nxp.com> X-Virus-Scanned: ClamAV using ClamSMTP Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add the PCIe PHY support on iMX8MM platforms. Signed-off-by: Richard Zhu --- arch/arm64/boot/dts/freescale/imx8mm-evk.dtsi | 4 ++++ arch/arm64/boot/dts/freescale/imx8mm.dtsi | 12 ++++++++++++ 2 files changed, 16 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8mm-evk.dtsi b/arch/arm64/boot/dts/freescale/imx8mm-evk.dtsi index e033d0257b5a..e7f398433486 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm-evk.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mm-evk.dtsi @@ -289,6 +289,10 @@ pca6416: gpio@20 { }; }; +&pcie_phy { + status = "okay"; +}; + &sai3 { pinctrl-names = "default"; pinctrl-0 = <&pinctrl_sai3>; diff --git a/arch/arm64/boot/dts/freescale/imx8mm.dtsi b/arch/arm64/boot/dts/freescale/imx8mm.dtsi index e7648c3b8390..de231d531ba4 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mm.dtsi @@ -998,6 +998,18 @@ usbmisc2: usbmisc@32e50200 { reg = <0x32e50200 0x200>; }; + pcie_phy: pcie-phy@32f00000 { + compatible = "fsl,imx8mm-pcie-phy"; + reg = <0x32f00000 0x10000>; + clocks = <&clk IMX8MM_CLK_PCIE1_PHY>; + clock-names = "phy"; + assigned-clocks = <&clk IMX8MM_CLK_PCIE1_PHY>; + assigned-clock-rates = <100000000>; + assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_100M>; + #phy-cells = <0>; + fsl,refclk-pad-mode = <1>; + status = "disabled"; + }; }; dma_apbh: dma-controller@33000000 { -- 2.25.1