Received: by 2002:a05:6a10:d5a5:0:0:0:0 with SMTP id gn37csp245856pxb; Thu, 30 Sep 2021 05:19:15 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwb92jPYw2Gi3ZeHZHDP8fcwCwQhgZflyQXfsfl4+TJwUabX8EmLzdgzNtz26vOZaahRyud X-Received: by 2002:a17:90a:a087:: with SMTP id r7mr13029030pjp.84.1633004355562; Thu, 30 Sep 2021 05:19:15 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1633004355; cv=none; d=google.com; s=arc-20160816; b=OcitPTY5wXoNcCA7voWVMrbsNIZOkq8b2rI+Ow9itXqlQi51tVKkPN65jRscwTn6zL YxXjtKDebUFYfGWvkDw9C1W2k/GtA0cwITtxv8dvknG/kcuisWdxVNGU2wNO4YwiBpXU R7xac5b/vE6CsRUtqQIg00WBbdH2vlk81IM8yDBhy9GCqBxxLzEvKNwALdR/5gtcJevX hc/gDjTEpm04o2MXgFruVqhBdzbXDlokXU8Fx4WK69hLvYbI+Br8aj0Lg+q/B/Qxe2Si Ht4NE1atClMR9cRhQfEeg9E7fyD2IB8KJecua/TyLtAtXVFO7iYD2jY9z/G8aKo/jHdE BsBg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=7s9I/4fggfUuMJKk1x+TDyfAXkqpYTawlVztyhrk0A0=; b=kU+ofqkMOj+BAFNTeeLPzEyNyJPKjIi4rYwbRKAoEz3GKp4jf4Mi2B71LRLo5rD3Y/ RtM7k5odJkEXLCxcCj2dsYXAloI+ELbl/JJBK782VYhyOqecj/Mf9kNWr8BtePf6MKjq zD7aiQwc/w3KsFNqP6A2Wvl7MExPhxX/KS6Zh+ejH3LQiDtU0AwJGZubVNyJbIc5tPEB TbLTdllE0yRXQLBzz+Klm4wDHIon9l4wZT5bi7K3EdGxQwrXdbirheGPgbWlY06RCjxm ABcUfxDD0SoTWaNgStZWWJ1uZz7VQzQpQwCGCZF2attv6TQdyXzznOBDRTrP0/PP6UXm llAQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=a7aFa6+y; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id y4si3422485pfp.317.2021.09.30.05.18.57; Thu, 30 Sep 2021 05:19:15 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=a7aFa6+y; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1349726AbhI3KBD (ORCPT + 99 others); Thu, 30 Sep 2021 06:01:03 -0400 Received: from mail.kernel.org ([198.145.29.99]:60644 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1349634AbhI3KAt (ORCPT ); Thu, 30 Sep 2021 06:00:49 -0400 Received: by mail.kernel.org (Postfix) with ESMTPSA id 47401619E2; Thu, 30 Sep 2021 09:59:07 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1632995947; bh=QLuW6v3Lic+9u3xvdpn5U7PciiFoV7G+AE18M57+JTY=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=a7aFa6+yKObecr7WrVQFqTSyFOeK8n4xt1DvaAt6FnPIaukQW5Yo7VxDXmdhq5InL 8D9Lyp56CdLbRyIQ4FUAzaDIiJj/qWAZgOaWBK7lvHbEQGjBd4VUzILOFSDWQW8rfN JLLgm2nTUbUCiZ6s4XwU8AbmUeKGyQusbXenS4+0k/kLCOYChL29aRZ16glQ3HR9vN S4PeJz5i5gAAPPHBElQNMMO0nu0LchTfgtU6UDpkIScUZ2oOvWBjdZEJPv5NUPC1Ms pjwecehT73wsvykJ/Aym7Pmoyk6k8+AwYVyvxc3OLBxITTG1o4NPABHMkaXXnBTHKA qMp/h6Pq0DVIQ== Received: by pali.im (Postfix) id 089E0E79; Thu, 30 Sep 2021 11:59:07 +0200 (CEST) From: =?UTF-8?q?Pali=20Roh=C3=A1r?= To: Michael Turquette , Stephen Boyd , Rob Herring , Greg Kroah-Hartman Cc: Andrew Lunn , Gregory Clement , Sebastian Hesselbarth , Vladimir Vid , =?UTF-8?q?Marek=20Beh=C3=BAn?= , linux-clk@vger.kernel.org, linux-serial@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org Subject: [PATCH v7 5/6] arm64: dts: marvell: armada-37xx: add device node for UART clock and use it Date: Thu, 30 Sep 2021 11:58:37 +0200 Message-Id: <20210930095838.28145-6-pali@kernel.org> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20210930095838.28145-1-pali@kernel.org> References: <20210930095838.28145-1-pali@kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This change defines DT node for UART clock "marvell,armada-3700-uart-clock" and use this UART clock as a base clock for all UART devices. Signed-off-by: Pali Rohár --- Changes in v6: * Do not disable uartclk by default * Rename node to clock-controller@12010 --- arch/arm64/boot/dts/marvell/armada-37xx.dtsi | 14 ++++++++++++-- 1 file changed, 12 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/marvell/armada-37xx.dtsi b/arch/arm64/boot/dts/marvell/armada-37xx.dtsi index 9acc5d2b5a00..f9bfe73d8ec2 100644 --- a/arch/arm64/boot/dts/marvell/armada-37xx.dtsi +++ b/arch/arm64/boot/dts/marvell/armada-37xx.dtsi @@ -132,10 +132,20 @@ reg = <0x11500 0x40>; }; + uartclk: clock-controller@12010 { + compatible = "marvell,armada-3700-uart-clock"; + reg = <0x12010 0x4>, <0x12210 0x4>; + clocks = <&tbg 0>, <&tbg 1>, <&tbg 2>, + <&tbg 3>, <&xtalclk>; + clock-names = "TBG-A-P", "TBG-B-P", "TBG-A-S", + "TBG-B-S", "xtal"; + #clock-cells = <1>; + }; + uart0: serial@12000 { compatible = "marvell,armada-3700-uart"; reg = <0x12000 0x18>; - clocks = <&xtalclk>; + clocks = <&uartclk 0>; interrupts = , , @@ -147,7 +157,7 @@ uart1: serial@12200 { compatible = "marvell,armada-3700-uart-ext"; reg = <0x12200 0x30>; - clocks = <&xtalclk>; + clocks = <&uartclk 1>; interrupts = , ; -- 2.20.1