Received: by 2002:a05:6a10:d5a5:0:0:0:0 with SMTP id gn37csp325283pxb; Thu, 30 Sep 2021 06:56:33 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzSzrf5JDTpGfFCu/uF3jcu+eMCYVdTa/aLaoGfAdFWZp3pE+ETUyu80QmD5EEkICREi6qN X-Received: by 2002:a17:90a:4812:: with SMTP id a18mr13252763pjh.40.1633010193383; Thu, 30 Sep 2021 06:56:33 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1633010193; cv=none; d=google.com; s=arc-20160816; b=kHaXwn1CtD2NrO5/p1Z5qkZfm4sA0mVUQIWIfRsqfQnI6B7eJytqtC6ljSibe/Kk6c 5FfCpzUvRoacvrpPaHPBA97O2arsa+4cEPONU3I0KnmOmADz+QhvhqlVLQigD4o0MW0R UoSMGXwwirKKKzLkiFMGuagq+l9M+7TZmcdduvDedBdMcbycizDATddM7k4mn4q3Odv5 pgyISWu7KbvzBRxgHwNkTzjqR2K2/v2b8+cpZm+j4T645QRsXVbQrV0BCxkB4AO1QQiq Oane4X9Uy1Luwq7BD02m/4yKU+CA9kPDDN2TqNfBD7VQFNXVR1+4HuNyVo618DzpVrzm f5aQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date; bh=vse38Zg8FM2kZXvlGDQLj1J6vWeOsxUM37PQBgnYnEs=; b=02OoKOSL+E5rS+qQF8JXfQ7O7tkd9yq0jxAKn5pL13Ey4eOJSx/1uc7g1REyAE//JT FGhcCF5slER2s4gvNXJsT00o3zoDKWs4VAiFTIfSJXbkl4JUYeYQ8hGIxqplrIzZBgq4 Dhu9Gu2oJGTujkgngf/o8s2CgMHIKI8E38bZCf30rRlKlWTMkMTF3d3VtyHZEMEUA4tu 5bCKNmcRBY1wtlTGbuOM81frgqIDNud9ItRswTB4H6fa08rdkW8EPSyGkyslWHofr5bZ x1tL4UIQSuNuC5W4XAEc8yN+rVIOGuJvHZHaTMJQUItBd0Gs5FxBC7vw5x9wya3mdZat XBzg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=8bytes.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id y2si2868145pji.77.2021.09.30.06.56.19; Thu, 30 Sep 2021 06:56:33 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=8bytes.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1351511AbhI3NzT (ORCPT + 99 others); Thu, 30 Sep 2021 09:55:19 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:55688 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235171AbhI3NzS (ORCPT ); Thu, 30 Sep 2021 09:55:18 -0400 Received: from theia.8bytes.org (8bytes.org [IPv6:2a01:238:4383:600:38bc:a715:4b6d:a889]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id BE1C3C06176A for ; Thu, 30 Sep 2021 06:53:35 -0700 (PDT) Received: by theia.8bytes.org (Postfix, from userid 1000) id 0B7B92A5; Thu, 30 Sep 2021 15:53:28 +0200 (CEST) Date: Thu, 30 Sep 2021 15:52:53 +0200 From: Joerg Roedel To: Dave Hansen Cc: x86@kernel.org, Thomas Gleixner , Ingo Molnar , Borislav Petkov , hpa@zytor.com, Dave Hansen , Andy Lutomirski , Peter Zijlstra , Joerg Roedel , Mike Rapoport , Andrew Morton , Brijesh Singh , linux-kernel@vger.kernel.org Subject: Re: [PATCH v2 2/4] x86/mm/64: Flush global TLB on AP bringup Message-ID: References: <20210929145501.4612-1-joro@8bytes.org> <20210929145501.4612-3-joro@8bytes.org> <9d1d3000-d4eb-eb6d-1a34-4b58fb0322e3@intel.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <9d1d3000-d4eb-eb6d-1a34-4b58fb0322e3@intel.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, Sep 29, 2021 at 08:09:38AM -0700, Dave Hansen wrote: > On 9/29/21 7:54 AM, Joerg Roedel wrote: > > > + __flush_tlb_all(); > > } > > Is there a reason to do this flush here as opposed to doing it closer to > the CR3 write where we switch away from trampoline_pgd? cr4_init() > seems like an odd place. Yeah, the reason is that global flushing is done by toggling CR4.PGE and I didn't want to do that before CR4 is set up. The CR3 switch away from the trampoline_pgd for secondary CPUs on x86-64 happens in head_64.S already. I will add some asm to do a global flush there right after the CR3 switch. Secondary CPUs are already on kernel virtual addresses at this point. Joerg