Received: by 2002:a05:6a10:d5a5:0:0:0:0 with SMTP id gn37csp3400594pxb; Mon, 4 Oct 2021 01:16:24 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyD+FKrrSQLis9rjNy/yML9h7Y4LIXSG0WIUn6ljF0IczktKw0uS92Nx6RYRBNoJ7J0tl7P X-Received: by 2002:a50:d94c:: with SMTP id u12mr16166462edj.371.1633335384752; Mon, 04 Oct 2021 01:16:24 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1633335384; cv=none; d=google.com; s=arc-20160816; b=YGl4FXQVji3a6DlhslLw+9ql8Yw9geAZcdwM+VBNPXlAZ2QfsI3yDlI63MQ5P4Sogc 7NusVsoh7Y/LOm0tKGgXARWx4Kyuo7rM2QBULWifU02H0alC+4AiWVPyMjw0rWEBbLZ2 YVKPtz4Inw1J3G6eirAK2Uw2JXNUH4fjuVLY70lgXcbF0t4nCS1FenBz3I+vQEFN1f+C 5r1vciyegYdl/GOb9iko7SiWs6qKEdDP/Ar4ptwg+fUvv8RgEvcEZB81NxWVB+zgrM1S 3zJ3xAHwkLHMTE+6uWIpVT+yeVLKar1AK+tbRv9n9VhQ2MsrBsVtCucMLNQJTmKdRyIY 9upg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:user-agent:in-reply-to:content-disposition :mime-version:references:message-id:subject:cc:to:from:date :dkim-signature; bh=naMS7MXi9dPf8E5Zt/PgtvSTwTnXtp2e+R0VlPvneio=; b=tSiQ0onWGXgOYOZzRhrpHWGDqNyEIMSaZGkhLRJptLIS8o5wB3FflLkiF9644gM+i5 5/7PHTA8Tp0PwLTduCsMuV5lLPX6kW2pIhDuD91BeGrIWnDxouLB0iTSoRx5q52kGNrw ESpL+Ahm3dr40ZHPQT7SqGNvr3eFbDxuTqMrtWCD/cj08/csxz6SEYH6Glv04Cunp6z6 CWth511gYGty9rHewhlOYPYCjuXfrXzck/7S90jHq4I7V521tVOT9ls1gKDisawxF66j /3LCITmXUx0lblKo2tuowmRC9Kg/h4+gT04oJfHUtsQeByI+Z4WPLHJIo+RvWR8606NL ziug== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=YzZYTXA6; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id ja20si530788ejc.642.2021.10.04.01.16.01; Mon, 04 Oct 2021 01:16:24 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=YzZYTXA6; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230520AbhJDINg (ORCPT + 99 others); Mon, 4 Oct 2021 04:13:36 -0400 Received: from mail.kernel.org ([198.145.29.99]:36622 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230479AbhJDINd (ORCPT ); Mon, 4 Oct 2021 04:13:33 -0400 Received: by mail.kernel.org (Postfix) with ESMTPSA id 43AF061130; Mon, 4 Oct 2021 08:11:41 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1633335104; bh=X+/eVDLqQ/v8O30Qd97NCA1wWkaSu4VjEg4Oj5YU8LU=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=YzZYTXA6E88DJoc1kd+I4DOQAsX5k8SpwmTG/Y8JBFs78Sw2vvSxCtY79anw4e/7J YjbO68kAz7c56uSWrR7A8IrN5kOgFA60522coZNWbJC/iWokliNK1QjWDkTGP8iMIy fN67nzZG65FutzFcf4Z19rvLc3iFHv4rvdiuAbzVRzfKumIowKQ30oBsktDLjPT/HZ EHr77Ez9myBlhqZmH+wREImUsj3NYYtkUTQqEDyh1AqAgphfPZiD7IsYkMChtMwDW9 t9hS0A5U2XbBLCOCORyN0E+r14UvRU0IjWcHo11MSaIl/KvQViicuh4cy6XZo93r8w MoWkzK1mP3KSw== Date: Mon, 4 Oct 2021 16:11:37 +0800 From: Shawn Guo To: Chester Lin Cc: Rob Herring , Greg Kroah-Hartman , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, s32@nxp.com, Li Yang , Andreas =?iso-8859-1?Q?F=E4rber?= , Matthias Brugger , Radu Nicolae Pirea , linux-kernel@vger.kernel.org, linux-serial@vger.kernel.org, Krzysztof Kozlowski , catalin-dan.udma@nxp.com, bogdan.hamciuc@nxp.com, bogdan.folea@nxp.com, ciprianmarian.costea@nxp.com, ghennadi.procopciuc@nxp.com, "Ivan T . Ivanov" , "Lee, Chun-Yi" Subject: Re: [PATCH v2 0/8] arm64: dts: initial NXP S32G2 support Message-ID: <20211004081136.GF15650@dragon> References: <20210908064528.922-1-clin@suse.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20210908064528.922-1-clin@suse.com> User-Agent: Mutt/1.9.4 (2018-02-28) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, Sep 08, 2021 at 02:45:20PM +0800, Chester Lin wrote: > Hello, > > Here I'd like to propose a patchset, which is initial upstream support for NXP > S32G2. S32G is a processor family developed by NXP for automotive solutions, > such as vehicle networking and automotive high-performance processing. This > series focuses on S32G2, which is the latest generation we can find at the > moment. As the first round to support S32G2, this patchset only enables basic > components and interfaces the SoC must have while kernel booting, which aims > to have minimum hardware enablement for these two boards, S32G-VNP-EVB and > S32G-VNP-RDB2. The concepts of how these boards work are originated from the > downstream kernel tree[1] developed by NXP, which provides lots of details > about the SoC S32G274A and its integrated boards. This series has been > verified with downstream ATF[2] & U-Boot[3] based on the ATF boot flow. > > Thanks, > Chester > > [1] https://source.codeaurora.org/external/autobsps32/linux/ > [2] https://source.codeaurora.org/external/autobsps32/arm-trusted-firmware/ > [3] https://source.codeaurora.org/external/autobsps32/u-boot/ > > Changes in v2: > - dt-bindings: > - Rename the compatible vendor string to "nxp," for s32g2. > - Drop the specific description "S32V234 SoC". > - Fill my name in the maintainer field. I tried to contact the authors > of fsl,s32-linflexuart.txt but got no response. > - Remove redundant minItems/maxItems from compatible properties. > - Remove the redundant example from fsl,s32-linflexuart.yaml. > - dtsi/dts: > - Add a SoC description in s32g2.dtsi. > - Add an interrupt-affinity to the pmu node. > - Move the psci node into the "/firmware" node. > - Remove the redundant properties and white lines in DT. > - Remove the wrong interrupt specifier from the gic node. > - Specify the range and cell-size of /soc [0 - 4 GiB]. > - Correct the reserved size of GICR to 512Kbytes [0x80000]. > - Add new Signed-off-by to the DT uart patch. > - Fix copyright strings. > - Revise reg properties based on new cell-size. > - Move the serial/uart aliases from the SoC .dtsi to board .dts files. > - Correct the model string of RDB2. > - Add comments for the uart markings on PCB. > - Adjust RAM size comments of memory nodes. > - Convert reg addresses of memory nodes into hex format. > - MAINTAINERS > - Add information of reviewers. > > Chester Lin (8): > dt-bindings: arm: fsl: add NXP S32G2 boards > dt-bindings: serial: fsl-linflexuart: convert to json-schema format > dt-bindings: serial: fsl-linflexuart: add compatible for S32G2 > arm64: dts: add NXP S32G2 support > arm64: dts: s32g2: add serial/uart support > arm64: dts: s32g2: add VNP-EVB and VNP-RDB2 support > arm64: dts: s32g2: add memory nodes for evb and rdb2 > MAINTAINERS: add an entry for NXP S32G boards Applied all, thanks!