Received: by 2002:a05:6a10:d5a5:0:0:0:0 with SMTP id gn37csp3848686pxb; Mon, 4 Oct 2021 10:55:19 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxn1rtKGtbgsJWayVsTgO61ltbUQp9EWiPfeg1b+xA5OwIkcfEEh2NxJE42QTvqoVsLboYX X-Received: by 2002:a17:906:1755:: with SMTP id d21mr18874799eje.257.1633370119607; Mon, 04 Oct 2021 10:55:19 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1633370119; cv=none; d=google.com; s=arc-20160816; b=KxJGu+vdFzXTcQ8Du+w2QvVNZYM3Wcw80uF4EIT/ZPxex/ziHSzRGtkVn//TRT0kOI v1r7Z4L9UnSsc+pQwDMdWOvIA2QuPFleMxkRWLqeaL+pbvts94+8e6pEJ5Duc6E4PMik 3MuuDl1yeqBrmRa2+P7ffiasxjTLMRYxPpx9R/7RSsRS9jrLpFhLBcoD0r+KHAcfPsQM Q++R/7/wUlX+eag0yL9YrHi7Y7jCQsuumVJIgqEn+qpYEZPDkSZw/wZRh/stojpXYEgO fqT4Gt/cLYN6xN7P+AjITWQrV7KE86CDNMZN+btghjbiWd7EJbolussHUu/ftD5m9rjC KJCQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :organization:references:in-reply-to:message-id:subject:cc:to:from :date; bh=/QCEFdCTSP/e3MU246241OLmjPz0hvRkP4R5GF6RQ54=; b=pu5T87QymuoXEzTrxD+eKT2g/cw/ynf3EbDcMQ9N0vhzMarqmFDJAmwepnnEid1Agw kS9FXRwSQ/ROTWmlZftIl6/QPaAUpMZV/uTZ617cuRxx/0O4/xXoB981ENFbgRDEOQiV EukzgxiPidKRMsrWrpDJy7LjTHwVlggO12Y1deA/OChVelUTXSCot8+MkTml03mQeSp6 icMzg2eqy2AwUuwC8zs9FP/cC9I66pbKcf0wLYDBxQiOPKJ1Lv5l9Fa8yh6WBkn6R35D /f1dI2+ZAHOftghOgoChCa3KGcFQ1ujYHwKL4jUvuapyH3L3Q1fvtY4ZNaW/Aj6g8GZW AugQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id r2si7505520edx.162.2021.10.04.10.54.55; Mon, 04 Oct 2021 10:55:19 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235786AbhJDPmn convert rfc822-to-8bit (ORCPT + 99 others); Mon, 4 Oct 2021 11:42:43 -0400 Received: from relay9-d.mail.gandi.net ([217.70.183.199]:44033 "EHLO relay9-d.mail.gandi.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234207AbhJDPmm (ORCPT ); Mon, 4 Oct 2021 11:42:42 -0400 Received: (Authenticated sender: miquel.raynal@bootlin.com) by relay9-d.mail.gandi.net (Postfix) with ESMTPSA id F40E9FF818; Mon, 4 Oct 2021 15:40:49 +0000 (UTC) Date: Mon, 4 Oct 2021 17:40:48 +0200 From: Miquel Raynal To: Richard Weinberger , Vignesh Raghavendra , Tudor Ambarus Cc: , , stable@vger.kernel.org, Jan Hoffmann , Kestrel seventyfour Subject: Re: [PATCH 9/9] mtd: rawnand: xway: Keep the driver compatible with on-die ECC engines Message-ID: <20211004174048.608b07ef@xps13> In-Reply-To: <20210928222258.199726-10-miquel.raynal@bootlin.com> References: <20210928222258.199726-1-miquel.raynal@bootlin.com> <20210928222258.199726-10-miquel.raynal@bootlin.com> Organization: Bootlin X-Mailer: Claws Mail 3.17.7 (GTK+ 2.24.32; x86_64-pc-linux-gnu) MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8BIT Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Jan, miquel.raynal@bootlin.com wrote on Wed, 29 Sep 2021 00:22:48 +0200: > Following the introduction of the generic ECC engine infrastructure, it > was necessary to reorganize the code and move the ECC configuration in > the ->attach_chip() hook. Failing to do that properly lead to a first > series of fixes supposed to stabilize the situation. Unfortunately, this > only fixed the use of software ECC engines, preventing any other kind of > engine to be used, including on-die ones. > > It is now time to (finally) fix the situation by ensuring that we still > provide a default (eg. software ECC) but will still support different > ECC engines such as on-die ECC engines if properly described in the > device tree. > > There are no changes needed on the core side in order to do this, but we > just need to leverage the logic there which allows: > 1- a subsystem default (set to Host engines in the raw NAND world) > 2- a driver specific default (here set to software ECC engines) > 3- any type of engine requested by the user (ie. described in the DT) > > As the raw NAND subsystem has not yet been fully converted to the ECC > engine infrastructure, in order to provide a default ECC engine for this > driver we need to set chip->ecc.engine_type *before* calling > nand_scan(). During the initialization step, the core will consider this > entry as the default engine for this driver. This value may of course > be overloaded by the user if the usual DT properties are provided. > > Fixes: d525914b5bd8 ("mtd: rawnand: xway: Move the ECC initialization to ->attach_chip()") > Cc: stable@vger.kernel.org > Cc: Jan Hoffmann I think you already tested this change and validated it, would you mind providing your Tested-by? > Cc: Kestrel seventyfour > Signed-off-by: Miquel Raynal > --- > drivers/mtd/nand/raw/xway_nand.c | 12 +++++++++--- > 1 file changed, 9 insertions(+), 3 deletions(-) > > diff --git a/drivers/mtd/nand/raw/xway_nand.c b/drivers/mtd/nand/raw/xway_nand.c > index 26751976e502..236fd8c5a958 100644 > --- a/drivers/mtd/nand/raw/xway_nand.c > +++ b/drivers/mtd/nand/raw/xway_nand.c > @@ -148,9 +148,8 @@ static void xway_write_buf(struct nand_chip *chip, const u_char *buf, int len) > > static int xway_attach_chip(struct nand_chip *chip) > { > - chip->ecc.engine_type = NAND_ECC_ENGINE_TYPE_SOFT; > - > - if (chip->ecc.algo == NAND_ECC_ALGO_UNKNOWN) > + if (chip->ecc.engine_type == NAND_ECC_ENGINE_TYPE_SOFT && > + chip->ecc.algo == NAND_ECC_ALGO_UNKNOWN) > chip->ecc.algo = NAND_ECC_ALGO_HAMMING; > > return 0; > @@ -219,6 +218,13 @@ static int xway_nand_probe(struct platform_device *pdev) > | NAND_CON_SE_P | NAND_CON_WP_P | NAND_CON_PRE_P > | cs_flag, EBU_NAND_CON); > > + /* > + * This driver assumes that the default ECC engine should be TYPE_SOFT. > + * Set ->engine_type before registering the NAND devices in order to > + * provide a driver specific default value. > + */ > + data->chip.ecc.engine_type = NAND_ECC_ENGINE_TYPE_SOFT; > + > /* Scan to find existence of the device */ > err = nand_scan(&data->chip, 1); > if (err) Thanks, Miquèl