Received: by 2002:a05:6a10:d5a5:0:0:0:0 with SMTP id gn37csp3922548pxb; Mon, 4 Oct 2021 12:43:31 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyEAdTp0Jy8Mbl7s1zafkaI5C9WfkIAW4mvuZpD+RPbxnKxOPcOoFID4IZnKV8Htu9IW68Y X-Received: by 2002:aa7:ccc1:: with SMTP id y1mr20614601edt.177.1633376611608; Mon, 04 Oct 2021 12:43:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1633376611; cv=none; d=google.com; s=arc-20160816; b=BDgzVIWkaZlyq27x6oiTLxRED0uUrP4wBYVXlpLWRdGPyMLWGoYbTm0PL5pMxAPGt5 CfxOvR4+Ot9/S1MjIp8dr8vKB3OOwaBaynbqLhov4QuJaBWd8bTZ7ffu/EwAI317fXGn VlhPERGA+WjksiPUEmQHuD1UIrKI5MnYEhX9lrZufVF4jMPUSEXOwEj++0n14Iggke2q lpYNRlSLNSE+YcWEOOvQcb2Mm2dILI8G8QhuYwE3UT/T5DTybhcXAevKvHVKPKAsN7ZG iw4s5jFuXYXh5kTWMuJ7X5cnvR1PlJ6ZSlsS0P0ayxsmON51fXHQKqGIX2DTSPQ0vWI5 YR1Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=Z4VXzVCk1szLSMYeBIhjjeYKEjvS3W0+jZtK4sWBCVc=; b=GuQWEe/896HTgZsCYwmUnNn7s4PBWRlMnegN/0l9AEVXwhBQUZNOQIe9fKZ8rZc4Bz MdkycTD8Bt05+KUFX4VV6hgqzrYQqzLw8Ms3P7BuN+b0QcIZoVh15iRdRmiXxvmsdbLM isknWtjMh2DX7rPmCdH8Wzav+a6eNzbeOxm/bWpcPsaZic0I54XoccVbAWtzw3ioUrHf 6NonCeTsiwUcVAnCsIAomiXqfLD4tmhbujdoFznSlUSnQapoBFcPvUlQQjVwYppFINMs 1SicoRZKHDjy3qZim2r0ZjpXVg8DkJ/vTgfOpV0nX5H3fQDWAGPBNHiMFlL195Ej2jbr 3lzg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linuxfoundation.org header.s=korg header.b=FzIvq3Qd; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id r7si17416838edc.304.2021.10.04.12.43.03; Mon, 04 Oct 2021 12:43:31 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linuxfoundation.org header.s=korg header.b=FzIvq3Qd; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234725AbhJDND7 (ORCPT + 99 others); Mon, 4 Oct 2021 09:03:59 -0400 Received: from mail.kernel.org ([198.145.29.99]:60556 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234787AbhJDNCW (ORCPT ); Mon, 4 Oct 2021 09:02:22 -0400 Received: by mail.kernel.org (Postfix) with ESMTPSA id 1BBB361A38; Mon, 4 Oct 2021 12:59:04 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=linuxfoundation.org; s=korg; t=1633352345; bh=w5ogr/zSyMKWph6B9D0Netl4mD3mRBJTOI1QSFI1wso=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=FzIvq3QdpPdPNZmXDuOqc+tQMFKyL2zZH5yLzzlR8MZinjIma+6l1BYWNdwmaIGW4 Asno6srEbQ8/W6l/4xgfm++kjGB5/ydbuV463rtDZ+L7gfTPrtX/60N8jHkBmlqQUk So/UtYPfVKovvVVim9gN3P9ecAGDOoKkVOobfq4s= From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, Jesper Nilsson , "David S. Miller" , Sasha Levin Subject: [PATCH 4.14 25/75] net: stmmac: allow CSR clock of 300MHz Date: Mon, 4 Oct 2021 14:52:00 +0200 Message-Id: <20211004125032.348776228@linuxfoundation.org> X-Mailer: git-send-email 2.33.0 In-Reply-To: <20211004125031.530773667@linuxfoundation.org> References: <20211004125031.530773667@linuxfoundation.org> User-Agent: quilt/0.66 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Jesper Nilsson [ Upstream commit 08dad2f4d541fcfe5e7bfda72cc6314bbfd2802f ] The Synopsys Ethernet IP uses the CSR clock as a base clock for MDC. The divisor used is set in the MAC_MDIO_Address register field CR (Clock Rate) The divisor is there to change the CSR clock into a clock that falls below the IEEE 802.3 specified max frequency of 2.5MHz. If the CSR clock is 300MHz, the code falls back to using the reset value in the MAC_MDIO_Address register, as described in the comment above this code. However, 300MHz is actually an allowed value and the proper divider can be estimated quite easily (it's just 1Hz difference!) A CSR frequency of 300MHz with the maximum clock rate value of 0x5 (STMMAC_CSR_250_300M, a divisor of 124) gives somewhere around ~2.42MHz which is below the IEEE 802.3 specified maximum. For the ARTPEC-8 SoC, the CSR clock is this problematic 300MHz, and unfortunately, the reset-value of the MAC_MDIO_Address CR field is 0x0. This leads to a clock rate of zero and a divisor of 42, and gives an MDC frequency of ~7.14MHz. Allow CSR clock of 300MHz by making the comparison inclusive. Signed-off-by: Jesper Nilsson Signed-off-by: David S. Miller Signed-off-by: Sasha Levin --- drivers/net/ethernet/stmicro/stmmac/stmmac_main.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/net/ethernet/stmicro/stmmac/stmmac_main.c b/drivers/net/ethernet/stmicro/stmmac/stmmac_main.c index a7b30f060536..2be2b3055904 100644 --- a/drivers/net/ethernet/stmicro/stmmac/stmmac_main.c +++ b/drivers/net/ethernet/stmicro/stmmac/stmmac_main.c @@ -232,7 +232,7 @@ static void stmmac_clk_csr_set(struct stmmac_priv *priv) priv->clk_csr = STMMAC_CSR_100_150M; else if ((clk_rate >= CSR_F_150M) && (clk_rate < CSR_F_250M)) priv->clk_csr = STMMAC_CSR_150_250M; - else if ((clk_rate >= CSR_F_250M) && (clk_rate < CSR_F_300M)) + else if ((clk_rate >= CSR_F_250M) && (clk_rate <= CSR_F_300M)) priv->clk_csr = STMMAC_CSR_250_300M; } -- 2.33.0