Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
From:   Sean Anderson <sean.anderson@seco.com>
To:     netdev@vger.kernel.org, "David S . Miller" <davem@davemloft.net>,
        Jakub Kicinski <kuba@kernel.org>, linux-kernel@vger.kernel.org
Cc:     Andrew Lunn <andrew@lunn.ch>,
        Heiner Kallweit <hkallweit1@gmail.com>,
        Russell King <linux@armlinux.org.uk>,
        Sean Anderson <sean.anderson@seco.com>,
        Claudiu Beznea <claudiu.beznea@microchip.com>,
        Michal Simek <michal.simek@xilinx.com>,
        Nicolas Ferre <nicolas.ferre@microchip.com>,
        Rob Herring <robh@kernel.org>,
        Robert Hancock <robert.hancock@calian.com>,
        Saravana Kannan <saravanak@google.com>,
        devicetree@vger.kernel.org
Subject: [RFC net-next PATCH 00/16] Add support for Xilinx PCS
Date:   Mon,  4 Oct 2021 15:15:11 -0400
Message-Id: <20211004191527.1610759-1-sean.anderson@seco.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?bRccyvAWnElJXvjDj6+xXFrYToLp3UKkTJCCNQF1UycCWZyIB96O7yZp65So?=
 =?us-ascii?Q?E6WkN+r/dWq54ueWo7Btc+upCKKUkECkVdHSRJYHOtLmDPz+auIVDxg1guHm?=
 =?us-ascii?Q?OaNkxnPHY+/3/T3qC95c5bczJ0wP+VgjiwI1uImAUPCCPThYBfgNp2OZcqeW?=
 =?us-ascii?Q?4tzlKM2BdrFVy1Llxh4kHqLmV0vhs6X1+GKfYY6IE1Rr2dDtChCmFfSpkEVY?=
 =?us-ascii?Q?ZiKjXDAV0Vc50joyOZxB0KmE0Z/m3TWIncBrVmB8WKAzKhvnjyP7ek8Yjrif?=
 =?us-ascii?Q?Z1tukFvH3PnfYFJol2bKinxEstIQgYtbSLwMpqMrsRCX28HFjmD4OVrjpa9+?=
 =?us-ascii?Q?pHTM0h3BrVfHBQA2nr1j7/p4MMsLkBsF1oXHeDG/IG5M4jbcI8xaRK0g5bcW?=
 =?us-ascii?Q?hUy0fq0z//zGiSFMXzl9LgnWQmcOAxI9TjR2jcvExcJua+A61Hu29OL30HIY?=
 =?us-ascii?Q?rVFe8gD+IfVoTzmwI5l26+KCvYduvxsdhP7wF51sf5gGaGTuuDzqi/RwHtd7?=
 =?us-ascii?Q?ATbLCy3jH+KgIiD4r9tJTdTNeLKw8oCuggbozjv+aFTwKtRRWrytk7IXUQ9y?=
 =?us-ascii?Q?eMy20AlO9Drli/RauvRMumro6UKyJ9hmKXjXZgqJ872FksLjWkj/SjQfdSH8?=
 =?us-ascii?Q?bQIqooicLt2Wa1wEqKtYdpNR9oTl+BA/Brr2fbbXwj9gK2x5VzHStahV0iIj?=
 =?us-ascii?Q?N5mgYGmulQyhpKLiJJMsem+2J9cM57lB3BKdyO9WwyslR6Sn9ZRZ8tukAO6n?=
 =?us-ascii?Q?E7OHVZjNIBBCUHJb7kT5ykmQRrUwJEOt/cVjS73Ht8wZKssTDJEWCTAchanr?=
 =?us-ascii?Q?cWbrmCsEXx0mMDZj+XtuSAg9bbnfZGTf3O0oMJLli6Z/WT2RqVs0uERUhI6W?=
 =?us-ascii?Q?AkasaEOPrUQZNPDZtP60PqaZC3cGSGbbjoEpWvxtl4xev41leujr5nyRnTBe?=
 =?us-ascii?Q?vPAeGmGIKLDKXl2/OMS0fRsDBoDKr6R0DWLs8Kd5Utw9vFUMLmQCmCJ1SnAa?=
 =?us-ascii?Q?f409Wk84iWytLl+agqa8M2MIvPir9puEVgD9R0Ccym9cz3DA9fejbv2KK3aJ?=
 =?us-ascii?Q?ltQSJqGiNOtp83sg47SkhVIB4XbftSoY7RFIJhHLg8f/9A7fzcoPnsj7sA1F?=
 =?us-ascii?Q?P9J4eGITp2jJ9zTIqU4NPJ7qle2YBIZWyLrgK/u1NJNUgHs1nibpk/usv3QP?=
 =?us-ascii?Q?KxDSgPsYI26TY6PfG1KoJtywMDQ7NhVUi8Lz0fkOsqnarGhd80uE9DTvPRka?=
 =?us-ascii?Q?ZBObWgOS1PZ4TGoBZNwmcol3hyAB0OQjpFrC/HWwUvYJJvak9kimlOfLr1+2?=
 =?us-ascii?Q?4H8+X4lTW2FwXT4h887ixKz0?=
X-OriginatorOrg: seco.com
X-MS-Exchange-CrossTenant-Network-Message-Id: c3915f66-ccb6-49c3-cb29-08d9876b5e3c
X-MS-Exchange-CrossTenant-AuthSource: DB7PR03MB4523.eurprd03.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 04 Oct 2021 19:15:46.4144
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: bebe97c3-6438-442e-ade3-ff17aa50e733
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: h5k0gxq4lvSPY8ByGHawmx/1OI3iDqTyr3CmFJEqiH2O7iIA2kjHat20tMdwuFRb9hopioCTWioJwkqGQhfplA==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB9PR03MB7434
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

This series adds experimental support for Xilinx PCS devices. It is
experimental because while I believe I have the Linux side mostly
sorted, I have yet to achieve any data transfer. Adding support for this
device has required some plumbing work related to PCSs in general, and I
would appreciate feedback in that area. In general, I have not tested
these changes outside of my particular setup, though I do have the
ability to test the macb changes using the internal PCS in the future.


Sean Anderson (16):
  dt-bindings: net: Add pcs property
  dt-bindings: net: Add binding for Xilinx PCS
  net: sfp: Fix typo in state machine debug string
  net: phylink: Move phylink_set_pcs before phylink_create
  net: phylink: Automatically attach PCS devices
  net: phylink: Add function for optionally adding a PCS
  net: phylink: Add helpers for c22 registers without MDIO
  net: macb: Clean up macb_validate
  net: macb: Move most of mac_prepare to mac_config
  net: macb: Move PCS settings to PCS callbacks
  net: macb: Support restarting PCS autonegotiation
  net: macb: Support external PCSs
  net: phy: Export get_phy_c22_id
  net: mdio: Add helper functions for accessing MDIO devices
  net: pcs: Add Xilinx PCS driver
  net: sfp: Add quirk to ignore PHYs

 .../bindings/net/ethernet-controller.yaml     |   5 +
 .../devicetree/bindings/net/xilinx,pcs.yaml   |  83 ++++
 MAINTAINERS                                   |   6 +
 drivers/net/ethernet/cadence/macb_main.c      | 375 +++++++++++-------
 drivers/net/pcs/Kconfig                       |  19 +
 drivers/net/pcs/Makefile                      |   1 +
 drivers/net/pcs/pcs-xilinx.c                  | 326 +++++++++++++++
 drivers/net/phy/phy_device.c                  |   3 +-
 drivers/net/phy/phylink.c                     | 335 ++++++++++++----
 drivers/net/phy/sfp-bus.c                     |  12 +-
 drivers/net/phy/sfp.c                         |   5 +-
 include/linux/mdio.h                          |  17 +
 include/linux/phy.h                           |   1 +
 include/linux/phylink.h                       |  17 +-
 14 files changed, 963 insertions(+), 242 deletions(-)
 create mode 100644 Documentation/devicetree/bindings/net/xilinx,pcs.yaml
 create mode 100644 drivers/net/pcs/pcs-xilinx.c

-- 
2.25.1