Received: by 2002:a05:6a10:d5a5:0:0:0:0 with SMTP id gn37csp4919402pxb; Tue, 5 Oct 2021 13:18:50 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxM3CeTce5kS02pKNCfkq8rvOrXwohNDhD/IPQGmKxP5bbBMNO3KEInC3VheVFD7ouaOy83 X-Received: by 2002:a05:6402:35c9:: with SMTP id z9mr13747364edc.174.1633465130354; Tue, 05 Oct 2021 13:18:50 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1633465130; cv=none; d=google.com; s=arc-20160816; b=0F/+ty4D120gdYBynAqD6/CJICgHh5hoz/MW1AjYV4imYEg5GDwQMDzgk6f2vT5MmH WvbA7J1zubEc3UIDMTWq6yVb5O68nNQDiLvRwkpZHhHzc3FWooU4AwIOPf1sTgYcd0Dq Wl5UMCD5TbEA43jnOh47ctNwC/4xRSQvV6dS8cICSZ27etGhoC2hyWPXmmhiBBE5madt piPAd5F3LOoIK+YjzwETy9r8rjc1j0pa+nS9Did3Kux+ZpJrcddkoA4i8ukNkHAz/fmE jO+QGSub8AyLMtaEr2Cer3opL608bgoGz4oElnb6wIjWTq9TgpUdFmknOWVG85nOcWpl p1iQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:message-id:references:subject:in-reply-to:cc:to :from:date; bh=W/wEy2qkhJ1GKa3EPb8k9Za+mS5AArZYhdjqqi647z8=; b=PLj4Chu7u/IAyvpKE2x26v5dNI5w6luXPZSSHweIh++v4r+dZs9td+OAs3dz6Vqa4l wBXHJuL8a9Hgjc40Mmt3osKwglIUl14oCCK0WfSFPodH6bJjOTRbagfIOXVWDUwjkEXx B92Gk5+jvWJA2yn6gr19JVYlsubXGoyMFosAnjDlO8aKFx+g8ORBymGw74sphkPSLDQt RdJRvud5GT7UbIWajN4EjdNmoKozhE0Ip9/Fl7VtoSwyyv8IqStwT0tqGxHzK319XIJC DDNfrJXa422n+q9nvtsybp4FqeroUG2T/KV+cgbuRL0juG5j8Q8719c8aiHDB07fOlQQ /SfA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=xs4all.nl Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id a11si1262086edf.98.2021.10.05.13.18.27; Tue, 05 Oct 2021 13:18:50 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=xs4all.nl Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231966AbhJEUSV (ORCPT + 99 others); Tue, 5 Oct 2021 16:18:21 -0400 Received: from sibelius.xs4all.nl ([83.163.83.176]:50367 "EHLO sibelius.xs4all.nl" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229805AbhJEUSV (ORCPT ); Tue, 5 Oct 2021 16:18:21 -0400 Received: from localhost (bloch.sibelius.xs4all.nl [local]) by bloch.sibelius.xs4all.nl (OpenSMTPD) with ESMTPA id 3b738dd1; Tue, 5 Oct 2021 22:16:28 +0200 (CEST) Date: Tue, 5 Oct 2021 22:16:28 +0200 (CEST) From: Mark Kettenis To: Hector Martin Cc: linux-arm-kernel@lists.infradead.org, marcan@marcan.st, maz@kernel.org, robh+dt@kernel.org, arnd@kernel.org, linus.walleij@linaro.org, alyssa@rosenzweig.io, krzk@kernel.org, gregkh@linuxfoundation.org, p.zabel@pengutronix.de, rafael@kernel.org, devicetree@vger.kernel.org, linux-pm@vger.kernel.org, linux-kernel@vger.kernel.org, linux-samsung-soc@vger.kernel.org, linux-serial@vger.kernel.org In-Reply-To: <20211005155923.173399-3-marcan@marcan.st> (message from Hector Martin on Wed, 6 Oct 2021 00:59:18 +0900) Subject: Re: [PATCH 2/7] dt-bindings: power: Add apple,pmgr-pwrstate binding References: <20211005155923.173399-1-marcan@marcan.st> <20211005155923.173399-3-marcan@marcan.st> Message-ID: Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org > From: Hector Martin > Date: Wed, 6 Oct 2021 00:59:18 +0900 > > This syscon child node represents a single SoC device controlled by the > PMGR block. This layout allows us to declare all device power state > controls (power/clock gating and reset) in the device tree, including > dependencies, instead of hardcoding it into the driver. The register > layout is uniform. > > Each pmgr-pwrstate node provides genpd and reset features, to be > consumed by downstream device nodes. > > Future SoCs are expected to use backwards compatible registers, and the > "apple,pmgr-pwrstate" represents any such interfaces (possibly with > additional features gated by the more specific compatible), allowing > them to be bound without driver updates. If a backwards incompatible > change is introduced in future SoCs, it will require a new compatible, > such as "apple,pmgr-pwrstate-v2". Or we drop the apple,mpgr-pwrstate and go with only SoC-specific compatibles from that point onwards. > > Signed-off-by: Hector Martin > --- > .../bindings/power/apple,pmgr-pwrstate.yaml | 117 ++++++++++++++++++ > MAINTAINERS | 1 + > 2 files changed, 118 insertions(+) > create mode 100644 Documentation/devicetree/bindings/power/apple,pmgr-pwrstate.yaml This works for U-Boot. Didn't write an OpenBSD driver yet but it should work there as well. Reviewed-by: Mark Kettenis > diff --git a/Documentation/devicetree/bindings/power/apple,pmgr-pwrstate.yaml b/Documentation/devicetree/bindings/power/apple,pmgr-pwrstate.yaml > new file mode 100644 > index 000000000000..a14bf5f30ff0 > --- /dev/null > +++ b/Documentation/devicetree/bindings/power/apple,pmgr-pwrstate.yaml > @@ -0,0 +1,117 @@ > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/power/apple,pmgr-pwrstate.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: Apple SoC PMGR Power States > + > +maintainers: > + - Hector Martin > + > +allOf: > + - $ref: "power-domain.yaml#" > + > +description: | > + Apple SoCs include a PMGR block responsible for power management, > + which can control various clocks, resets, power states, and > + performance features. This binding describes the device power > + state registers, which control power states and resets. > + > + Each instance of a power controller within the PMGR syscon node > + represents a generic power domain provider, as documented in > + Documentation/devicetree/bindings/power/power-domain.yaml. > + The provider controls a single SoC block. The power hierarchy is > + represented via power-domains relationships between these nodes. > + > + See Documentation/devicetree/bindings/arm/apple/apple,pmgr.yaml > + for the top-level PMGR node documentation. > + > + IP cores belonging to a power domain should contain a > + "power-domains" property that is a phandle for the > + power domain node representing the domain. > + > +properties: > + $nodename: > + pattern: "^power-controller@[0-9a-f]+$" > + > + compatible: > + items: > + - enum: > + - apple,t8103-pmgr-pwrstate > + - const: apple,pmgr-pwrstate > + > + reg: > + maxItems: 1 > + > + "#power-domain-cells": > + const: 0 > + > + "#reset-cells": > + const: 0 > + > + power-domains: > + description: > + Reference to parent power domains. A domain may have multiple parents, > + and all will be powered up when it is powered. > + > + apple,domain-name: > + description: | > + Specifies the name of the SoC device being controlled. This is used to > + name the power/reset domains. > + $ref: /schemas/types.yaml#/definitions/string > + > + apple,always-on: > + description: | > + Forces this power domain to always be powered up. > + type: boolean > + > +required: > + - compatible > + - reg > + - "#power-domain-cells" > + - "#reset-cells" > + - "apple,domain-name" > + > +additionalProperties: false > + > +examples: > + - | > + soc { > + #address-cells = <2>; > + #size-cells = <2>; > + > + power-management@23b700000 { > + compatible = "apple,t8103-pmgr", "apple,pmgr", "syscon", "simple-mfd"; > + #address-cells = <1>; > + #size-cells = <0>; > + reg = <0x2 0x3b700000 0x0 0x14000>; > + > + ps_sio: power-controller@1c0 { > + compatible = "apple,t8103-pmgr-pwrstate", "apple,pmgr-pwrstate"; > + reg = <0x1c0>; > + #power-domain-cells = <0>; > + #reset-cells = <0>; > + apple,domain-name = "sio"; > + apple,always-on; > + }; > + > + ps_uart_p: power-controller@220 { > + compatible = "apple,t8103-pmgr-pwrstate", "apple,pmgr-pwrstate"; > + reg = <0x220>; > + #power-domain-cells = <0>; > + #reset-cells = <0>; > + apple,domain-name = "uart_p"; > + power-domains = <&ps_sio>; > + }; > + > + ps_uart0: power-controller@270 { > + compatible = "apple,t8103-pmgr-pwrstate", "apple,pmgr-pwrstate"; > + reg = <0x270>; > + #power-domain-cells = <0>; > + #reset-cells = <0>; > + apple,domain-name = "uart0"; > + power-domains = <&ps_uart_p>; > + }; > + }; > + }; > diff --git a/MAINTAINERS b/MAINTAINERS > index d25598842d15..5fe53d9a2956 100644 > --- a/MAINTAINERS > +++ b/MAINTAINERS > @@ -1722,6 +1722,7 @@ F: Documentation/devicetree/bindings/arm/apple.yaml > F: Documentation/devicetree/bindings/arm/apple/* > F: Documentation/devicetree/bindings/interrupt-controller/apple,aic.yaml > F: Documentation/devicetree/bindings/pinctrl/apple,pinctrl.yaml > +F: Documentation/devicetree/bindings/power/apple* > F: arch/arm64/boot/dts/apple/ > F: drivers/irqchip/irq-apple-aic.c > F: include/dt-bindings/interrupt-controller/apple-aic.h > -- > 2.33.0 > > > _______________________________________________ > linux-arm-kernel mailing list > linux-arm-kernel@lists.infradead.org > http://lists.infradead.org/mailman/listinfo/linux-arm-kernel >