Received: by 2002:a05:6a10:d5a5:0:0:0:0 with SMTP id gn37csp4936596pxb; Tue, 5 Oct 2021 13:42:59 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzNx0rGdDl9o4uJmLpr34N+jEGzbZQYln1D/aqSSbGuHFMttgKJq6YEbXo4ACgflYPSOpXu X-Received: by 2002:a63:720d:: with SMTP id n13mr17068880pgc.470.1633466579680; Tue, 05 Oct 2021 13:42:59 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1633466579; cv=none; d=google.com; s=arc-20160816; b=0va60W8AlNMYDKC4WdRW5Gn7/97+BGefCXWd1bCqPqWLMeidkK3MUhjvfFMfMVR4xj XshMEr9gMhQgHXkR6P1izuGt9w9zQccu+xEMQ6Tjo9kiljg+7XTxngonuwuNxocn2hqw ciENzX37xBp7OEALUaWwPqe3T6bVgIuzTU6FQAuCS3Zh5tKn2UIyn8x95ZK7itrau1LD fy98fEtsv71Xf9TKfoRuTEKBGdI1wUZMKZ6zT1DYFK3PRPeeHgkeok/s26iZBTtKQFJ1 fLlCRF+dNx8ZVJcHYkPY9XeUUg+O9ruAO++rWXFCRboRkvSPdw8blGi1bLgDQYEH1k9y JTeQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=5QO058YfDOgtgSLOOsQanOgxbd7eIYpmH+kFumiaiEE=; b=zDAMCd7kSAC2/hSw+zT1+Sq17USNT/Hmz9CnyuADsFiZNIbMl4TpBLtN7I35fv2vBY NolcYRp12nvSHbUSrf045deaLzmfeZcSx4e5Vm5F3WTI71FLm0KLnwgQRktdvRuaD/vm hzWptwlAazaJOmUZSrv7C30j2NNpPZs+EE8xhdElVXYHx2q6mOcCcLFvGlKs/lXjZsqX spOI/Eot/5QDEggSl/x1fUcKMFAMa5p6FXjbUL5bZ3ZkpW/UTT8iMOdeC2+Q+gdZTora 0mz030cj8dB739oGyV0J1TK19FTDNaDqSY6vzOpRQCM73Ono/5AxniCFEKcZf7bwTbkq YX9Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id f130si22803581pgc.557.2021.10.05.13.42.46; Tue, 05 Oct 2021 13:42:59 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235545AbhJEUnv (ORCPT + 99 others); Tue, 5 Oct 2021 16:43:51 -0400 Received: from mga07.intel.com ([134.134.136.100]:11157 "EHLO mga07.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230019AbhJEUnt (ORCPT ); Tue, 5 Oct 2021 16:43:49 -0400 X-IronPort-AV: E=McAfee;i="6200,9189,10128"; a="289354589" X-IronPort-AV: E=Sophos;i="5.85,349,1624345200"; d="scan'208";a="289354589" Received: from fmsmga008.fm.intel.com ([10.253.24.58]) by orsmga105.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 05 Oct 2021 13:41:58 -0700 X-IronPort-AV: E=Sophos;i="5.85,349,1624345200"; d="scan'208";a="523979457" Received: from alyee-mobl.amr.corp.intel.com (HELO skuppusw-desk1.amr.corp.intel.com) ([10.254.5.222]) by fmsmga008-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 05 Oct 2021 13:41:57 -0700 From: Kuppuswamy Sathyanarayanan To: Thomas Gleixner , Ingo Molnar , Borislav Petkov , x86@kernel.org, Paolo Bonzini , David Hildenbrand , Andrea Arcangeli , Josh Poimboeuf , "H . Peter Anvin" Cc: Dave Hansen , Tony Luck , Dan Williams , Andi Kleen , Kirill Shutemov , Sean Christopherson , Kuppuswamy Sathyanarayanan , linux-kernel@vger.kernel.org Subject: [PATCH v7 01/10] x86/io: Allow to override inX() and outX() implementation Date: Tue, 5 Oct 2021 13:41:27 -0700 Message-Id: <20211005204136.1812078-2-sathyanarayanan.kuppuswamy@linux.intel.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20211005204136.1812078-1-sathyanarayanan.kuppuswamy@linux.intel.com> References: <20211005204136.1812078-1-sathyanarayanan.kuppuswamy@linux.intel.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: "Kirill A. Shutemov" The patch allows to override the implementation of the port IO helpers. TDX code will provide an implementation that redirect the helpers to paravirt calls. Signed-off-by: Kirill A. Shutemov Reviewed-by: Andi Kleen Reviewed-by: Tony Luck Signed-off-by: Kuppuswamy Sathyanarayanan --- Changes since v6: * None Changes since v5: * None Changes since v4: * None Changes since v3: * None Changes since v2: * None arch/x86/include/asm/io.h | 16 ++++++++++++---- 1 file changed, 12 insertions(+), 4 deletions(-) diff --git a/arch/x86/include/asm/io.h b/arch/x86/include/asm/io.h index 5c6a4af0b911..3647a96238a9 100644 --- a/arch/x86/include/asm/io.h +++ b/arch/x86/include/asm/io.h @@ -271,18 +271,26 @@ static inline bool sev_key_active(void) { return false; } #endif /* CONFIG_AMD_MEM_ENCRYPT */ +#ifndef __out +#define __out(bwl, bw) \ + asm volatile("out" #bwl " %" #bw "0, %w1" : : "a"(value), "Nd"(port)) +#endif + +#ifndef __in +#define __in(bwl, bw) \ + asm volatile("in" #bwl " %w1, %" #bw "0" : "=a"(value) : "Nd"(port)) +#endif + #define BUILDIO(bwl, bw, type) \ static inline void out##bwl(unsigned type value, int port) \ { \ - asm volatile("out" #bwl " %" #bw "0, %w1" \ - : : "a"(value), "Nd"(port)); \ + __out(bwl, bw); \ } \ \ static inline unsigned type in##bwl(int port) \ { \ unsigned type value; \ - asm volatile("in" #bwl " %w1, %" #bw "0" \ - : "=a"(value) : "Nd"(port)); \ + __in(bwl, bw); \ return value; \ } \ \ -- 2.25.1