Received: by 2002:a05:6a10:d5a5:0:0:0:0 with SMTP id gn37csp662139pxb; Wed, 6 Oct 2021 12:40:35 -0700 (PDT) X-Google-Smtp-Source: ABdhPJw8QOl/LxtD+izP2UXgVPNoQMJH2C/G48utHhLNgfojXivk2tMgdii8zVjB+6qHejc1tm6l X-Received: by 2002:a63:334c:: with SMTP id z73mr491687pgz.160.1633549235314; Wed, 06 Oct 2021 12:40:35 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1633549235; cv=none; d=google.com; s=arc-20160816; b=FwKdsCmNKPMOeKBiu+l/3mtYmYyPX1B853lKqF0djmvu0wbIDGpHTEIATUBMQngSkT Y7JsvRgIa01q0QwM8iz34YbUNMkuo9BRbU3BOs85DGOc8x/rye1OKfL6X5yur4H6BnQo x7H0s9qHq1FCWiaFvA5mUD4aYigUz21IReqlvu2Rf+IcNECsnx7SRmddIpG0NRUHHdpO rYPwbrDy0bzMbOeTDG0IjKzEJgoRjJ2kQmFbLOZZByah2fDEYJTN9w9+xpQ0l6f7rK5u UctI5mOrrMuZwk+Ugjx71Se/SkiePnwwY+9XCsZEGcahT5wAi5/gYcKgK+qjPEu3IeCI HxuA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=3+KKYOBNeMz4YDnDUwMm+dvq1TCGf0KiZpH7bEg1t3k=; b=fPsfcUrocpE4+sLTjKts+uscZTqxtiKbTAeGT80Us6V3oFtccUFExd993q14HpN9t/ hZhOE1iCP5UFAxXP55FH8Ro0ksHoUSpo7mHAzC6RhqUhKqxEKfdrY+44LHMPTCRborhO WZprhk1SKb+gn8jZCwlGv3B0Wk0Wfyv1UR9QiXNKUnFNaN/qdFzGBMaJdmHe86Yqf6JJ Qm8uCikz9a9pWesgpVpyNNh6Q1HqGiRaMTUJxoXtZpF2GTp2lo6IGlK/dEoHZjLsylzc Z329DrIpf61zqUIuHPvggTp4zx4nrWfbzqyBT+CDJXYFKGb+66RYHOzY1lq/NXGkLGC6 srUA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@chromium.org header.s=google header.b=cIlUCzUK; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=chromium.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id p128si14236435pfg.144.2021.10.06.12.40.22; Wed, 06 Oct 2021 12:40:35 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@chromium.org header.s=google header.b=cIlUCzUK; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=chromium.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S239575AbhJFTlF (ORCPT + 99 others); Wed, 6 Oct 2021 15:41:05 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53840 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S239541AbhJFTkg (ORCPT ); Wed, 6 Oct 2021 15:40:36 -0400 Received: from mail-pj1-x1036.google.com (mail-pj1-x1036.google.com [IPv6:2607:f8b0:4864:20::1036]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D137FC06176A for ; Wed, 6 Oct 2021 12:38:41 -0700 (PDT) Received: by mail-pj1-x1036.google.com with SMTP id oa12-20020a17090b1bcc00b0019f715462a8so3211290pjb.3 for ; Wed, 06 Oct 2021 12:38:41 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=3+KKYOBNeMz4YDnDUwMm+dvq1TCGf0KiZpH7bEg1t3k=; b=cIlUCzUKbYKvFQHptHb/+1rEiCBTsA7YiOonN/yDYcHmuOxhI9UWnR+OH082NRPZLz hm6RrKXV48rvk1rg8EA+DZA/S+zzACinmylAqQX3bt/3kavhk739DEfoW4Y4chpquL8Z P3I++WJHYPBUAFicaqfanAqoYLuenzmAfhN4s= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=3+KKYOBNeMz4YDnDUwMm+dvq1TCGf0KiZpH7bEg1t3k=; b=lhHejVpBvzatfWaFGwCC3+aQsQOAh3Ub3WqHUFF3h4N6sMUwrL1TK9kYefhnQ5L3VZ 9ODuxZ6KoADpwB4AUN4ixKoQ4Fg10KM3tj0L46QMsFTQPlL9jqbqiC9uUhmInPzNnWwH HLBHF4V4zYsIGb1zQf20beZQQ4SxvnsPNhuynsnR1U8zrG029pc5ULwtsZYFvhQU9qjl 60flqu5X0G8wDhxcgOu8mb2mO1QCNq+OhG+thZMod1L8waKKA4jssYU0nBp1kGbR87xJ ryt8CL4/o63GIaUwf9i0y5gKaZQ5JcmgD3cr8SJzTUQsJdT4QanRwGJRuPEufei8fJv1 hTnw== X-Gm-Message-State: AOAM531os9ha2cWblrKYFjK367XvJY2aO/3Yj/nurgUk+1jv2RHyDZEa J4BqpcgxgraEbFYwZn3q7/lPNji878AMGA== X-Received: by 2002:a17:902:dacf:b0:13e:ab53:87dc with SMTP id q15-20020a170902dacf00b0013eab5387dcmr12718666plx.78.1633549121440; Wed, 06 Oct 2021 12:38:41 -0700 (PDT) Received: from smtp.gmail.com ([2620:15c:202:201:d412:c5eb:4aca:4738]) by smtp.gmail.com with ESMTPSA id o14sm22011296pfh.84.2021.10.06.12.38.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 06 Oct 2021 12:38:41 -0700 (PDT) From: Stephen Boyd To: Greg Kroah-Hartman Cc: linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, Daniel Vetter , "Rafael J. Wysocki" , Rob Clark , Russell King , Saravana Kannan Subject: [PATCH v2 16/34] drm/mcde: Migrate to aggregate driver Date: Wed, 6 Oct 2021 12:38:01 -0700 Message-Id: <20211006193819.2654854-17-swboyd@chromium.org> X-Mailer: git-send-email 2.33.0.800.g4c38ced690-goog In-Reply-To: <20211006193819.2654854-1-swboyd@chromium.org> References: <20211006193819.2654854-1-swboyd@chromium.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Use an aggregate driver instead of component ops so that we can get proper driver probe ordering of the aggregate device with respect to all the component devices that make up the aggregate device. Cc: Daniel Vetter Cc: "Rafael J. Wysocki" Cc: Rob Clark Cc: Russell King Cc: Saravana Kannan Signed-off-by: Stephen Boyd --- drivers/gpu/drm/mcde/mcde_drv.c | 23 ++++++++++++++--------- 1 file changed, 14 insertions(+), 9 deletions(-) diff --git a/drivers/gpu/drm/mcde/mcde_drv.c b/drivers/gpu/drm/mcde/mcde_drv.c index e60566a5739c..84fcfe77540e 100644 --- a/drivers/gpu/drm/mcde/mcde_drv.c +++ b/drivers/gpu/drm/mcde/mcde_drv.c @@ -215,8 +215,9 @@ static const struct drm_driver mcde_drm_driver = { DRM_GEM_CMA_DRIVER_OPS, }; -static int mcde_drm_bind(struct device *dev) +static int mcde_drm_bind(struct aggregate_device *adev) { + struct device *dev = adev->parent; struct drm_device *drm = dev_get_drvdata(dev); int ret; @@ -247,8 +248,9 @@ static int mcde_drm_bind(struct device *dev) return ret; } -static void mcde_drm_unbind(struct device *dev) +static void mcde_drm_unbind(struct aggregate_device *adev) { + struct device *dev = adev->parent; struct drm_device *drm = dev_get_drvdata(dev); drm_dev_unregister(drm); @@ -256,9 +258,13 @@ static void mcde_drm_unbind(struct device *dev) component_unbind_all(drm->dev, drm); } -static const struct component_master_ops mcde_drm_comp_ops = { - .bind = mcde_drm_bind, - .unbind = mcde_drm_unbind, +static struct aggregate_driver mcde_drm_comp_driver = { + .probe = mcde_drm_bind, + .remove = mcde_drm_unbind, + .driver = { + .name = "mcde_drm", + .owner = THIS_MODULE, + }, }; static struct platform_driver *const mcde_component_drivers[] = { @@ -421,7 +427,7 @@ static int mcde_probe(struct platform_device *pdev) * Perform an invasive reset of the MCDE and all blocks by * cutting the power to the subsystem, then bring it back up * later when we enable the display as a result of - * component_master_add_with_match(). + * component_aggregate_register(). */ ret = regulator_disable(mcde->epod); if (ret) { @@ -431,8 +437,7 @@ static int mcde_probe(struct platform_device *pdev) /* Wait 50 ms so we are sure we cut the power */ usleep_range(50000, 70000); - ret = component_master_add_with_match(&pdev->dev, &mcde_drm_comp_ops, - match); + ret = component_aggregate_register(&pdev->dev, &mcde_drm_comp_driver, match); if (ret) { dev_err(dev, "failed to add component master\n"); /* @@ -461,7 +466,7 @@ static int mcde_remove(struct platform_device *pdev) struct drm_device *drm = platform_get_drvdata(pdev); struct mcde *mcde = to_mcde(drm); - component_master_del(&pdev->dev, &mcde_drm_comp_ops); + component_aggregate_unregister(&pdev->dev, &mcde_drm_comp_driver); clk_disable_unprepare(mcde->mcde_clk); regulator_disable(mcde->vana); regulator_disable(mcde->epod); -- https://chromeos.dev