Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
From:   Anup Patel <anup.patel@wdc.com>
To:     Palmer Dabbelt <palmer@dabbelt.com>,
        Palmer Dabbelt <palmerdabbelt@google.com>,
        Paul Walmsley <paul.walmsley@sifive.com>,
        Thomas Gleixner <tglx@linutronix.de>,
        Marc Zyngier <maz@kernel.org>,
        Daniel Lezcano <daniel.lezcano@linaro.org>,
        Rob Herring <robh+dt@kernel.org>
Cc:     Atish Patra <atish.patra@wdc.com>,
        Alistair Francis <Alistair.Francis@wdc.com>,
        Anup Patel <anup@brainfault.org>,
        linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org,
        devicetree@vger.kernel.org, Anup Patel <anup.patel@wdc.com>
Subject: [RFC PATCH v4 03/10] RISC-V: Allow marking IPIs as suitable for remote FENCEs
Date:   Thu,  7 Oct 2021 18:06:25 +0530
Message-Id: <20211007123632.697666-4-anup.patel@wdc.com>
In-Reply-To: <20211007123632.697666-1-anup.patel@wdc.com>
References: <20211007123632.697666-1-anup.patel@wdc.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
WDCIPOUTBOUND: EOP-TRUE
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?+IjeRxGXT0WGUnCOslTTzlzLGg73YCOpFfA3Xh5Pd0d7kpfLKb0Qzm2+V21m?=
 =?us-ascii?Q?cwViLbJFppMhwWmor49expQVsTFkb1ULFqOmb6G4qQ/rdFSu5PBiHrB9yPtL?=
 =?us-ascii?Q?JsbGaIbm2ZKbUd0RKSaegiA4p8C+dJ9oFt04WIuuD3TOJOE0Mb0IGJFe9ZYp?=
 =?us-ascii?Q?x5fRbfSZvn57mZHYOOIWpMoq9MVceTbQ0D8ZHMiySUZkkq68fbAvoyqFi23Z?=
 =?us-ascii?Q?d8PxS4ONtoOXcO/7AGKq+tvdfSM9LtU8Qf2DoaOsSbDMZPjJyn1+ROqfcqdj?=
 =?us-ascii?Q?0wpysZPk9a97trf98h6Ye3KjQZktuzFWW9a6tMGl4+vnue4+ggebV2U3Ofb/?=
 =?us-ascii?Q?BQVjc+EK7ICbavPhWMu+eCyJpOSW4Pzh+Ed9A2+YkM2Icu6BttFeltHA/6xi?=
 =?us-ascii?Q?3ggR2J4DNGqa5NtDYoZsc8BY9cmzJaCr0WQtnvlL4NgM/aIAscnQYuCq320V?=
 =?us-ascii?Q?IunRWcVA7M1hjC38yD9xQvH3/VsTvyYsCALSChAEjQUBo49W9pxnoVDOjAMu?=
 =?us-ascii?Q?vzdEkEYa+6HFz8VUVk4iZlVg9vr4QX9Xx0YyKRYKqB319ahTusw5wK9wqFbi?=
 =?us-ascii?Q?nD+Kjiu6k1eAEaSi4L3y3NkFmGD9AwE3KO3x3yvpKGBnhMsQZT6LANanBmdr?=
 =?us-ascii?Q?XKO8horx4js6mtwwx3f/zRdzXKZcNljSqxXzg/YD/onDMvFLLstXXAVniJRV?=
 =?us-ascii?Q?R8hYcukiA4YpSu871yn/QwQuxKzuktO6qp3CAKH9ct2/z1nE1yl9e9twpTm6?=
 =?us-ascii?Q?Fuzn9A4hAL66wrkO5oIIW0xKyJIYsvs+2x8ys5CcnIQdMVtw8iTLyWmXkxTk?=
 =?us-ascii?Q?5a1d4wa8Svj6GsA5UVh3qJyIekDX2uXRwvWH0eZeaaun95IOJ9x/obERyB8S?=
 =?us-ascii?Q?HmpS28dW8GSbwVNwhWABSM5S3YkyE/cfThYiP/1JzFFLxTrIUJlxkFM4S3lM?=
 =?us-ascii?Q?38uZBToT1N0TGVLvF9xJXxaUmDCM5a46gRYoykLQtgEWaID4nZcaJb/RpX6Z?=
 =?us-ascii?Q?vavWf/q0jHms5fyW8MqqjdepxPGjKqhXjikCbuTTdHNdgB8Yc4/rq38RdhSj?=
 =?us-ascii?Q?jpKslMFWRC0DR2Bna2i0zm0lWeXcleriuDHiekWyB2YsAH1sUl9Rl/gUBHEa?=
 =?us-ascii?Q?wqX3ciVFQNMctNY8f3R3d+GNxm9ZNyyYQ1OMF063TX7ZvmhQyXxVBMP+Gejc?=
 =?us-ascii?Q?n08xAp6z9oSLhH6BUdYncwzNHsGwxPblLfmvX15xZuunvAPxwu84u0Cllqj6?=
 =?us-ascii?Q?00lskb0kS2bRXdN4kgYLW8ikVQ0++vYcwYgR68zeHTbKCSqAciiwMDpoHDEP?=
 =?us-ascii?Q?DMuM8/2dwfCqdE5LrEXeW3lk?=
X-OriginatorOrg: wdc.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 7fa88e28-7a6d-451c-6ba9-08d9898f2e6d
X-MS-Exchange-CrossTenant-AuthSource: CO6PR04MB7812.namprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 07 Oct 2021 12:37:10.5153
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: b61c8803-16f3-4c35-9b17-6f65f441df86
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: pGu1wo2pwrNDab+fEsCgqQ0Rq+qIuS+G5WtgimbZj4J4qlTHmOPJ4wSBCzIxd37LVk0CLCIv/2YLfBkify5PiA==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: CO6PR04MB7777
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

To do remote FENCEs (i.e. remote TLB flushes) using IPI calls on
the RISC-V kernel, we need hardware mechanism to directly inject
IPI from the RISC-V kernel instead of using SBI calls.

The upcoming ACLINT [M|S]SWI devices and AIA IMSIC devices allow
direct IPI injection from the RISC-V kernel. To support this, we
extend the riscv_ipi_set_virq_range() function so that irqchip
drivers can mark IPIs as suitable for remote FENCEs.

Signed-off-by: Anup Patel <anup.patel@wdc.com>
---
 arch/riscv/include/asm/smp.h | 18 ++++++++++++++++--
 arch/riscv/kernel/sbi-ipi.c  |  2 +-
 arch/riscv/kernel/smp.c      | 11 ++++++++++-
 3 files changed, 27 insertions(+), 4 deletions(-)

diff --git a/arch/riscv/include/asm/smp.h b/arch/riscv/include/asm/smp.h
index e5480d75b2d9..42569f1130f0 100644
--- a/arch/riscv/include/asm/smp.h
+++ b/arch/riscv/include/asm/smp.h
@@ -16,6 +16,9 @@ struct seq_file;
 extern unsigned long boot_cpu_hartid;
 
 #ifdef CONFIG_SMP
+
+#include <linux/jump_label.h>
+
 /*
  * Mapping between linux logical cpu index and hartid.
  */
@@ -47,7 +50,12 @@ void riscv_ipi_disable(void);
 bool riscv_ipi_have_virq_range(void);
 
 /* Set the IPI interrupt numbers for arch (called by irqchip drivers) */
-void riscv_ipi_set_virq_range(int virq, int nr_irqs);
+void riscv_ipi_set_virq_range(int virq, int nr_irqs, bool use_for_rfence);
+
+/* Check if we can use IPIs for remote FENCEs */
+DECLARE_STATIC_KEY_FALSE(riscv_ipi_for_rfence);
+#define riscv_use_ipi_for_rfence() \
+	static_branch_unlikely(&riscv_ipi_for_rfence)
 
 /* Secondary hart entry */
 asmlinkage void smp_callin(void);
@@ -103,10 +111,16 @@ static inline bool riscv_ipi_have_virq_range(void)
 	return false;
 }
 
-static inline void riscv_ipi_set_virq_range(int virq, int nr)
+static inline void riscv_ipi_set_virq_range(int virq, int nr,
+					    bool use_for_rfence)
 {
 }
 
+static inline bool riscv_use_ipi_for_rfence(void)
+{
+	return false;
+}
+
 #endif /* CONFIG_SMP */
 
 #if defined(CONFIG_HOTPLUG_CPU) && (CONFIG_SMP)
diff --git a/arch/riscv/kernel/sbi-ipi.c b/arch/riscv/kernel/sbi-ipi.c
index 8d06b1e3d682..2728be0439a2 100644
--- a/arch/riscv/kernel/sbi-ipi.c
+++ b/arch/riscv/kernel/sbi-ipi.c
@@ -149,7 +149,7 @@ static int __init sbi_ipi_set_virq(void)
 		return -ENOMEM;
 	}
 
-	riscv_ipi_set_virq_range(virq, BITS_PER_LONG);
+	riscv_ipi_set_virq_range(virq, BITS_PER_LONG, false);
 
 	return 0;
 }
diff --git a/arch/riscv/kernel/smp.c b/arch/riscv/kernel/smp.c
index 53902cd1671f..b9ea5f88ca0e 100644
--- a/arch/riscv/kernel/smp.c
+++ b/arch/riscv/kernel/smp.c
@@ -159,7 +159,10 @@ bool riscv_ipi_have_virq_range(void)
 	return (ipi_virq_base) ? true : false;
 }
 
-void riscv_ipi_set_virq_range(int virq, int nr)
+DEFINE_STATIC_KEY_FALSE(riscv_ipi_for_rfence);
+EXPORT_SYMBOL_GPL(riscv_ipi_for_rfence);
+
+void riscv_ipi_set_virq_range(int virq, int nr, bool use_for_rfence)
 {
 	int i, err;
 
@@ -182,6 +185,12 @@ void riscv_ipi_set_virq_range(int virq, int nr)
 
 	/* Enabled IPIs for boot CPU immediately */
 	riscv_ipi_enable();
+
+	/* Update RFENCE static key */
+	if (use_for_rfence)
+		static_branch_enable(&riscv_ipi_for_rfence);
+	else
+		static_branch_disable(&riscv_ipi_for_rfence);
 }
 EXPORT_SYMBOL_GPL(riscv_ipi_set_virq_range);
 
-- 
2.25.1