Received: by 2002:a05:6a10:d5a5:0:0:0:0 with SMTP id gn37csp2149450pxb; Fri, 8 Oct 2021 01:45:33 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxYS2PP94UK5xYGzLsqY8m5hDNQUokDzpBJZ3MSUs2ecke3L7Zw8Pv2j2aITb59eynvnR1L X-Received: by 2002:a50:e089:: with SMTP id f9mr12893656edl.290.1633682732927; Fri, 08 Oct 2021 01:45:32 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1633682732; cv=none; d=google.com; s=arc-20160816; b=s4yZ2vYlgVRYdrTUQFnN5koizn3/lp9oITZFB/ry15ZjF/7CCBXNBpRbQGj6OKEgeO 5pY+MIdWI2hXdBjrFK6B7d3Niwf+v7QG0n7WrXObXZvY5krOhMVPuU27l3i3kWUlnMvJ 9NtdClOHeNI1OSvrdharK8iV2vc2REqZVxidzxjfDi7Z9tJTYJ+Xiv68KeGi8izTaSvR Dev2T6A1+c6jCOSCDVLOTaj04yBPOyyvB9+kbb5QX5GBx52qjimASrQKdsicpYLBjyZy gn6pMpIot6/FAXCvoBpzeeqSF3I4wWzxwUrU9d92YprS46a1GrwLhpBIyPR1KuL2ZXey xTTQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:subject:cc:to:from; bh=QmGNMpWcAfrLcZyhjMe2n+nTVxB4yKFZK7IBomq40m4=; b=CQ8giAb0gbXWWxm/m8+8N8CjCSkyesnp84Pp6Igichb4HNGfDYuhL+hRXeCg0eY/Ku z+ZEoNhb13bnJ4jWe4GeP+ANsqleUZmucZddGBWJp/k8owZiLgxfQJcMY7WyQzAMBCfU zNVmGZp5xOPtgW8I/93ZrgE9ClEvG6ZVqnZVMfBKNxmtk7TMqS/iNHERVD88raCDvoXO stvz16JEjX3R7aOiXWaq+PKEa1gH2g4pXhNsW6RFjOcEE8Lll1o8HenNiApi3dhHtsQ6 BsTVR1yB+mKxFZi2X3SBW/emwPlcCOwddpBZAsrYI0gXpgKlOQGf8txYcLCog/GsXAqJ qW5Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id v6si2229399edc.284.2021.10.08.01.45.09; Fri, 08 Oct 2021 01:45:32 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232902AbhJHImm (ORCPT + 99 others); Fri, 8 Oct 2021 04:42:42 -0400 Received: from mailgw02.mediatek.com ([210.61.82.184]:45680 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S236195AbhJHImc (ORCPT ); Fri, 8 Oct 2021 04:42:32 -0400 X-UUID: 640cd50e4be74a288750845f5a7eac3d-20211008 X-UUID: 640cd50e4be74a288750845f5a7eac3d-20211008 Received: from mtkexhb01.mediatek.inc [(172.21.101.102)] by mailgw02.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1160262783; Fri, 08 Oct 2021 16:40:34 +0800 Received: from mtkexhb02.mediatek.inc (172.21.101.103) by mtkmbs07n1.mediatek.inc (172.21.101.16) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 8 Oct 2021 16:40:33 +0800 Received: from mtkcas10.mediatek.inc (172.21.101.39) by mtkexhb02.mediatek.inc (172.21.101.103) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 8 Oct 2021 16:40:32 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas10.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Fri, 8 Oct 2021 16:40:32 +0800 From: Allen-KH Cheng To: Jassi Brar , Rob Herring , Matthias Brugger CC: , , , , , Allen-KH Cheng Subject: [PATCH v2] dt-bindings: mediatek: add adsp-mbox document Date: Fri, 8 Oct 2021 16:40:30 +0800 Message-ID: <20211008084030.2439-1-Allen-KH.Cheng@mediatek.com> X-Mailer: git-send-email 2.18.0 MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch adds document for mediatek adsp mbox Signed-off-by: Allen-KH Cheng --- .../bindings/mailbox/mtk,adsp-mbox.yaml | 76 +++++++++++++++++++ 1 file changed, 76 insertions(+) create mode 100644 Documentation/devicetree/bindings/mailbox/mtk,adsp-mbox.yaml diff --git a/Documentation/devicetree/bindings/mailbox/mtk,adsp-mbox.yaml b/Documentation/devicetree/bindings/mailbox/mtk,adsp-mbox.yaml new file mode 100644 index 000000000000..9028e403ceda --- /dev/null +++ b/Documentation/devicetree/bindings/mailbox/mtk,adsp-mbox.yaml @@ -0,0 +1,76 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/mailbox/mtk,adsp-mbox.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Mediatek ADSP mailbox + +maintainers: + - Allen-KH Cheng + +description: | + The MTK ADSP mailbox Inter-Processor Communication (IPC) enables the SoC + to ommunicate with ADSP by passing messages through two mailbox channels. + The MTK ADSP mailbox IPC also provides the ability for one processor to + signal the other processor using interrupts. + + mbox0 is handling ipc reply + mbox1 is handling ipc request + +properties: + compatible: + items: + - const: mediatek,mt8195-adsp-mbox + + "#mbox-cells": + const: 1 + + reg: + description: + Physical address base for dsp mbox base registers. + maxItems: 2 + minItems: 2 + + reg-names: + items: + - const: reg_mbox0 + - const: reg_mbox1 + + interrupts: + description: + adsp mbox interrupt + maxItems: 2 + minItems: 2 + + interrupt-names: + items: + - const: irq_mbox0 + - const: irq_mbox1 + +required: + - compatible + - "#mbox-cells" + - reg + - reg-names + - interrupts + - interrupt-names + +additionalProperties: false + +examples: + - | + #include + #include + + adsp_mailbox:adsp_mailbox@10816000 { + compatible = "mediatek,mt8195-adsp-mbox"; + #mbox-cells = <1>; + reg = <0x10816000 0x1000>, + <0x10817000 0x1000>; + reg-names = "reg_mbox0", "reg_mbox1"; + interrupts = , + ; + interrupt-names = "irq_mbox0", "irq_mbox1"; + }; + -- 2.18.0