Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
MIME-Version: 1.0
References: <20211008114343.57920-1-robert.marko@sartura.hr>
 <20211008120855.46zbo2fl5edwf7ja@pali> <CA+HBbNGvFtws2GF7RLbznAbXfvjKx4rOJ=eMeuHOJ6s7iANtzw@mail.gmail.com>
 <20211008134347.lskm5pzt73pkf7oc@pali> <CA+HBbNEDxBDvNZPSWnBYJOUhqdwonBhFwD9P0xhSGccdvQJx3Q@mail.gmail.com>
 <20211008180427.68be1d3f@thinkpad>
In-Reply-To: <20211008180427.68be1d3f@thinkpad>
From:   Robert Marko <robert.marko@sartura.hr>
Date:   Fri, 8 Oct 2021 18:05:55 +0200
Message-ID: <CA+HBbNEwrjMzawrA3xscAs0ogZm_nXTQ-46J-Yt7zHcgFbu_6g@mail.gmail.com>
Subject: Re: [PATCH v5] arm64: dts: marvell: add Globalscale MOCHAbin
To:     =?UTF-8?B?TWFyZWsgQmVow7pu?= <kabel@kernel.org>
Cc:     =?UTF-8?Q?Pali_Roh=C3=A1r?= <pali@kernel.org>,
        Rob Herring <robh+dt@kernel.org>, Andrew Lunn <andrew@lunn.ch>,
        gregory.clement@bootlin.com, sebastian.hesselbarth@gmail.com,
        devicetree <devicetree@vger.kernel.org>,
        Linux Kernel Mailing List <linux-kernel@vger.kernel.org>,
        linux-arm-kernel@lists.infradead.org
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Precedence: bulk

On Fri, Oct 8, 2021 at 6:04 PM Marek Beh=C3=BAn <kabel@kernel.org> wrote:
>
> On Fri, 8 Oct 2021 17:52:40 +0200
> Robert Marko <robert.marko@sartura.hr> wrote:
>
> > I have to agree, so I did some digging.
> > I don't think that the Armada 8k PCI driver actually supports HW level =
PERST#.
> > I then looked at the functional specs and the only thing that looks
> > related to PERST#
> > is PCIe Software Reset Register which has a SoftWarePERst bit.
> >
> > Can you maybe look at it?
> >
> > Removed the reset-gpios and set the PERST pinmux to PCIe, and the
> > QCA9377 card will
> > show up, but I have no idea whether PERST# actually ever gets toggled.
>
> You can check with voltmeter, toggle the bit via mw command in u-boot.

Yeah, I was planning to do that but I cant actually read the register
as using md
or devmem causes it to lock up and then panic and reset.

Regards,
Robert
--=20
Robert Marko
Staff Embedded Linux Engineer
Sartura Ltd.
Lendavska ulica 16a
10000 Zagreb, Croatia
Email: robert.marko@sartura.hr
Web: www.sartura.hr