Received: by 2002:a05:6a10:d5a5:0:0:0:0 with SMTP id gn37csp3415469pxb; Sat, 9 Oct 2021 09:46:40 -0700 (PDT) X-Google-Smtp-Source: ABdhPJw1Ik6KG8SbJK/PUJTepRDtBt7v+KwiYHWE3qslKnNCnEBdJOBQw7mNJQsUU7EcS1s5a1Jd X-Received: by 2002:a17:906:6c84:: with SMTP id s4mr12976440ejr.121.1633798000202; Sat, 09 Oct 2021 09:46:40 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1633798000; cv=none; d=google.com; s=arc-20160816; b=rUdLVoqADjd5y9IThlzRJhIDnHCIzlMJz65PfbLeCMbenc6fFaS7aJMibo4XrRMgig QGD2wOFNvpQE38K9sToqV8hUk76V35BlHHdZ0mnQO78wTicQAk80lcaC4Nym+gmZ/Fsl 1hoXM4fI6Ca4ceJ+K4qL31zttgE7Cr6eGyC9dX/7p7fWeX47n5kwjUjCu+LMG/72aHpo csbfLrGdpFBb6lHGbDjVs3lOB8/3u84DT/eEZiH+/ElsZe2uZbrN4FbVDF6Garhjvv68 z4KhoV/EwdPBBouskwsMlKEIzCZVeQ/cDHMVAliGOiCfcSr5Ai+vD8VFRbbnoubXOjCl Ji5g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:message-id:date:cc:to:from :subject; bh=5oVjAstMMQRLSfK1uaQATyGYrlBZVwvEI/vHZxgIJkg=; b=RMrJRkq8xCBRN9CLwhNVrFnX53L/y/UzDFhqlGsCcq2iB6V1WlwPnlAJUEFeqOrkv5 xQq/mE538WG/MeToqN1iIvZwgUAAU4rxpoJkiytkGY0ZSjJkuHHsWOJD+BsDLr1KNwjo 2yYVX1p2cgeCNlWO7f2t8qwO7a5KS5iYhFAaBqCftHYPEgxLL4hzmdRUK8AADlrm/etz vQlVPxIWqaTEBvhd7IiDq1/x012JsE31zuMCD/pD/gTAxVZUP+GIUikIsZd9qLc6hZfq bvVN6o1pzXWCdTNExNPFPGY7OSfxqxjkKOKcaw5/li+eqOKDt5wusEKaNaVjylZj5vmq ohXQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id s11si4049282edh.30.2021.10.09.09.46.17; Sat, 09 Oct 2021 09:46:40 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232209AbhJIQqc (ORCPT + 99 others); Sat, 9 Oct 2021 12:46:32 -0400 Received: from mga01.intel.com ([192.55.52.88]:10066 "EHLO mga01.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232318AbhJIQq0 (ORCPT ); Sat, 9 Oct 2021 12:46:26 -0400 X-IronPort-AV: E=McAfee;i="6200,9189,10132"; a="250046698" X-IronPort-AV: E=Sophos;i="5.85,360,1624345200"; d="scan'208";a="250046698" Received: from orsmga008.jf.intel.com ([10.7.209.65]) by fmsmga101.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 09 Oct 2021 09:44:29 -0700 X-IronPort-AV: E=Sophos;i="5.85,360,1624345200"; d="scan'208";a="489872415" Received: from dwillia2-desk3.jf.intel.com (HELO dwillia2-desk3.amr.corp.intel.com) ([10.54.39.25]) by orsmga008-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 09 Oct 2021 09:44:29 -0700 Subject: [PATCH v3 06/10] cxl/pci: Add @base to cxl_register_map From: Dan Williams To: linux-cxl@vger.kernel.org Cc: linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org, hch@lst.de Date: Sat, 09 Oct 2021 09:44:29 -0700 Message-ID: <163379786922.692348.2318044990911111834.stgit@dwillia2-desk3.amr.corp.intel.com> In-Reply-To: <163379783658.692348.16064992154261275220.stgit@dwillia2-desk3.amr.corp.intel.com> References: <163379783658.692348.16064992154261275220.stgit@dwillia2-desk3.amr.corp.intel.com> User-Agent: StGit/0.18-3-g996c MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org In addition to carrying @barno, @block_offset, and @reg_type, add @base to keep all map/unmap parameters in one object. The helpers cxl_{map,unmap}_regblock() handle adjusting @base to the @block_offset at map and unmap time. Signed-off-by: Dan Williams --- drivers/cxl/cxl.h | 1 + drivers/cxl/pci.c | 31 ++++++++++++++++--------------- 2 files changed, 17 insertions(+), 15 deletions(-) diff --git a/drivers/cxl/cxl.h b/drivers/cxl/cxl.h index a6687e7fd598..7cd16ef144dd 100644 --- a/drivers/cxl/cxl.h +++ b/drivers/cxl/cxl.h @@ -140,6 +140,7 @@ struct cxl_device_reg_map { }; struct cxl_register_map { + void __iomem *base; u64 block_offset; u8 reg_type; u8 barno; diff --git a/drivers/cxl/pci.c b/drivers/cxl/pci.c index 9f006299a0e3..b42407d067ac 100644 --- a/drivers/cxl/pci.c +++ b/drivers/cxl/pci.c @@ -306,8 +306,7 @@ static int cxl_pci_setup_mailbox(struct cxl_mem *cxlm) return 0; } -static void __iomem *cxl_pci_map_regblock(struct pci_dev *pdev, - struct cxl_register_map *map) +static int cxl_map_regblock(struct pci_dev *pdev, struct cxl_register_map *map) { void __iomem *addr; int bar = map->barno; @@ -318,24 +317,27 @@ static void __iomem *cxl_pci_map_regblock(struct pci_dev *pdev, if (pci_resource_len(pdev, bar) < offset) { dev_err(dev, "BAR%d: %pr: too small (offset: %#llx)\n", bar, &pdev->resource[bar], (unsigned long long)offset); - return NULL; + return -ENXIO; } addr = pci_iomap(pdev, bar, 0); if (!addr) { dev_err(dev, "failed to map registers\n"); - return addr; + return -ENOMEM; } dev_dbg(dev, "Mapped CXL Memory Device resource bar %u @ %#llx\n", bar, offset); - return addr; + map->base = addr + map->block_offset; + return 0; } -static void cxl_pci_unmap_regblock(struct pci_dev *pdev, void __iomem *base) +static void cxl_unmap_regblock(struct pci_dev *pdev, + struct cxl_register_map *map) { - pci_iounmap(pdev, base); + pci_iounmap(pdev, map->base - map->block_offset); + map->base = NULL; } static int cxl_pci_dvsec(struct pci_dev *pdev, int dvsec) @@ -361,12 +363,12 @@ static int cxl_pci_dvsec(struct pci_dev *pdev, int dvsec) return 0; } -static int cxl_probe_regs(struct pci_dev *pdev, void __iomem *base, - struct cxl_register_map *map) +static int cxl_probe_regs(struct pci_dev *pdev, struct cxl_register_map *map) { struct cxl_component_reg_map *comp_map; struct cxl_device_reg_map *dev_map; struct device *dev = &pdev->dev; + void __iomem *base = map->base; switch (map->reg_type) { case CXL_REGLOC_RBI_COMPONENT: @@ -442,7 +444,6 @@ static void cxl_decode_regblock(u32 reg_lo, u32 reg_hi, */ static int cxl_pci_setup_regs(struct cxl_mem *cxlm) { - void __iomem *base; u32 regloc_size, regblocks; int regloc, i, n_maps, ret = 0; struct device *dev = cxlm->dev; @@ -475,12 +476,12 @@ static int cxl_pci_setup_regs(struct cxl_mem *cxlm) if (map->reg_type > CXL_REGLOC_RBI_MEMDEV) continue; - base = cxl_pci_map_regblock(pdev, map); - if (!base) - return -ENOMEM; + ret = cxl_map_regblock(pdev, map); + if (ret) + return ret; - ret = cxl_probe_regs(pdev, base + map->block_offset, map); - cxl_pci_unmap_regblock(pdev, base); + ret = cxl_probe_regs(pdev, map); + cxl_unmap_regblock(pdev, map); if (ret) return ret;