Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp1619776pxb; Mon, 11 Oct 2021 09:36:47 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyxzplnI3il6+FqKTx0XviIId9wsxuspHFG1hUN2PCL2Airs4TF2bPDQXRWbjNGDydYWVsg X-Received: by 2002:a05:6402:35d1:: with SMTP id z17mr4147369edc.174.1633970207049; Mon, 11 Oct 2021 09:36:47 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1633970207; cv=none; d=google.com; s=arc-20160816; b=UngpM8di/Cuvvk2xd/fauFtg+Ul9TF8LfmHndX14aNttd2ZyTAhYmVTdB/l7r/fhxP 5uKXobsLs3NNIHZpGOaG7YTD1keALZXzQM+1pTMaZZQGwnh3Su0l5WArWVp7l/p4x1gU 48XiheKpJCR55WPZ33YBLGBKU+qXUsz2XW9VSSSTvVAsizz5u2Fpro6hKIL5WE9rJMYt Ig6sFsIF6DWussHMMUyjYqyQ7gwSkJI+3DhbkVRxtJjnqwGi4KSsEC0NaQjqHkTegxqV R+jdmN+/QxY7iNQ69Dt5B9fISLaVqA5DM98FWAH2DTprp4Dna2fWPgHzOKFoOA8L984Z WUhQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=UqSgNO3fCj94nDfwyCIBbwY+qfN0Ki0fn+dKswZLFAs=; b=Iwm5bNNe+uvU1uh8cG6U9RihABHsCaCLNlqvBN/VkN8KLLAzBEScunDT56xrBI6cqH iTYiQCURfYknUJkwvo5cWLTCAD9e6SuaGWmR0laBWwJHQMJPPMwPt3ZbZbmCGsZ9SQJZ VITSTSnyIB15Kv/Q4uCimwutYLfkOLY0GCBvzxsO44irpDPbC6yr/M0P8mNcUJIoEjB8 SQxsHp0spISHOOG+u5ORbVuNxXrIz7O4vFr6gMlcREvmbAYQFkptOTm+5LD1499tHGpC CMRAwEOB/AkUhJFZRnGWfj/0rvEb+Z8lh8DVoBvXj79MbykxObfUySSnIdvHIJ0K6P1o Dq1A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linuxfoundation.org header.s=korg header.b=IyqnGHoI; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id hb12si11090021ejb.188.2021.10.11.09.36.23; Mon, 11 Oct 2021 09:36:47 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linuxfoundation.org header.s=korg header.b=IyqnGHoI; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S240489AbhJKOGz (ORCPT + 99 others); Mon, 11 Oct 2021 10:06:55 -0400 Received: from mail.kernel.org ([198.145.29.99]:55318 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S241191AbhJKOEg (ORCPT ); Mon, 11 Oct 2021 10:04:36 -0400 Received: by mail.kernel.org (Postfix) with ESMTPSA id CF6D66112D; Mon, 11 Oct 2021 13:59:12 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=linuxfoundation.org; s=korg; t=1633960753; bh=uwUIXGxiDLIDhQxOlH79AvyoGLWVLFei4bA9ZLBR03Q=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=IyqnGHoIUwyL9plHh3Nw0LqoPQcQlElX+ldnmpAUkw7bqGZ3CNMMCcjbHBrWkemsP wUFWbc0h2miESeHE2k8AbxZ5vrmPQh1rEETB5B/mUFHtQFHMZzf6Us6TJAX+Eyp6AF ufyGjJQcXbxJWtkWPi8KBJWSOBEk3TpgAWb3vF2w= From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, Dmitry Baryshkov , Marijn Suijten , Bjorn Andersson , Sasha Levin Subject: [PATCH 5.14 038/151] ARM: dts: qcom: apq8064: Use 27MHz PXO clock as DSI PLL reference Date: Mon, 11 Oct 2021 15:45:10 +0200 Message-Id: <20211011134519.077336435@linuxfoundation.org> X-Mailer: git-send-email 2.33.0 In-Reply-To: <20211011134517.833565002@linuxfoundation.org> References: <20211011134517.833565002@linuxfoundation.org> User-Agent: quilt/0.66 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Marijn Suijten [ Upstream commit f1db21c315f4b4f8c3fbea56aac500673132d317 ] The 28NM DSI PLL driver for msm8960 calculates with a 27MHz reference clock and should hence use PXO, not CXO which runs at 19.2MHz. Note that none of the DSI PHY/PLL drivers currently use this "ref" clock; they all rely on (sometimes inexistant) global clock names and usually function normally without a parent clock. This discrepancy will be corrected in a future patch, for which this change needs to be in place first. Fixes: 6969d1d9c615 ("ARM: dts: qcom-apq8064: Set 'cxo_board' as ref clock of the DSI PHY") Reviewed-by: Dmitry Baryshkov Signed-off-by: Marijn Suijten Link: https://lore.kernel.org/r/20210829203027.276143-2-marijn.suijten@somainline.org Signed-off-by: Bjorn Andersson Signed-off-by: Sasha Levin --- arch/arm/boot/dts/qcom-apq8064.dtsi | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/arch/arm/boot/dts/qcom-apq8064.dtsi b/arch/arm/boot/dts/qcom-apq8064.dtsi index 01ea4590ffce..72c4a9fc41a2 100644 --- a/arch/arm/boot/dts/qcom-apq8064.dtsi +++ b/arch/arm/boot/dts/qcom-apq8064.dtsi @@ -198,7 +198,7 @@ clock-frequency = <19200000>; }; - pxo_board { + pxo_board: pxo_board { compatible = "fixed-clock"; #clock-cells = <0>; clock-frequency = <27000000>; @@ -1305,7 +1305,7 @@ reg-names = "dsi_pll", "dsi_phy", "dsi_phy_regulator"; clock-names = "iface_clk", "ref"; clocks = <&mmcc DSI_M_AHB_CLK>, - <&cxo_board>; + <&pxo_board>; }; -- 2.33.0