Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
From:   Bharat Bhushan <bbhushan2@marvell.com>
To:     Bharat Bhushan <bbhushan2@marvell.com>,
        "will@kernel.org" <will@kernel.org>,
        "mark.rutland@arm.com" <mark.rutland@arm.com>,
        "robh+dt@kernel.org" <robh+dt@kernel.org>,
        "linux-arm-kernel@lists.infradead.org" 
        <linux-arm-kernel@lists.infradead.org>,
        "devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
        Bhaskara Budiredla <bbudiredla@marvell.com>
Subject: RE: [PATCH v4 0/4] cn10k DDR Performance monitor support
Thread-Topic: [PATCH v4 0/4] cn10k DDR Performance monitor support
Thread-Index: AQHXrd2PjHFr6VjFMUaBh2+kP4e3PqvPIrrA
Date:   Tue, 12 Oct 2021 08:01:00 +0000
Message-ID: <CO6PR18MB4465BC28C193E2CF9954B251E3B69@CO6PR18MB4465.namprd18.prod.outlook.com>
References: <20210920050823.10853-1-bbhushan2@marvell.com>
In-Reply-To: <20210920050823.10853-1-bbhushan2@marvell.com>
Accept-Language: en-IN, en-US
Content-Language: en-US
x-ms-exchange-antispam-messagedata-chunkcount: 1
x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?05s7muAlznI1nUWwLeUiK/S4c6Zw7Qv+S1g6bYzae37nBZH3wd7l6vQlpX2U?=
 =?us-ascii?Q?zdClrqfDgMlj2W9gu2qo3J83s1XhB9HJkRoYQrlnqgJJIujY1pqERwv0ldxm?=
 =?us-ascii?Q?fO1dD3KgNx/agTpb80cdiHs7lGimgHYQc0sJZu70pqyT+RFkzbYwwIIJjZ4H?=
 =?us-ascii?Q?Q0D347ccnecrfAf8BDXoeVQ0awEY2aP06MPKhiHZaSGZAT/Sc3WJ7hqNkLPR?=
 =?us-ascii?Q?vT5b19c0Ab6WViZ8gpwNJrkrQ7FDAymoIR8Qo9TGOt6pEkEdvdxZhhDZe5bq?=
 =?us-ascii?Q?XM8lQx4Ff7tR5EEWB6YPimWjvfbC7SKqgm/SLw3mQI6HDE5k2yBl0pFTzW82?=
 =?us-ascii?Q?hTERZoKl7O9k51hBbUH1p2PVkY41Apu6NZpGMj2PdDbDovUvsMPOJ/oA7+5N?=
 =?us-ascii?Q?3eDngG+GnocHtoczAd35bFyORw81/x8/tJ80gaKIXW7lRYs97jK29LD+4aNh?=
 =?us-ascii?Q?2v5AJWUxSlxzl4PqivDNE+DULzsoCxXkrHbJHAFreCJs29Rc3+wNdfXGIfUM?=
 =?us-ascii?Q?2LMbftSYbPkrZ74kBm6lPvFdM8g/kKGv/p3fnP6/8Vas4icsGuuoVHNSpROU?=
 =?us-ascii?Q?RYN4HWWB53qNA24zqUdX2CoffsonGlV1bEtNfTCZFxrFWBkZ3Pb/7tmlgGn7?=
 =?us-ascii?Q?lEYrb3KMTRzEL0wI8GPAuCsD2CHQ04lIWjamd8xz/J5l9TTx2rMxj/+pnRxf?=
 =?us-ascii?Q?EaTDXVqYwBi/Za/KM99oadT0GG7iiMXqtkYN6Hc8aQbK6KpXw73l0ZqJSCxJ?=
 =?us-ascii?Q?9G95HRJc7R46LMXvEAf8WgAv8epE0R2TmkKpanLlMzhkLX+GlDzOeNhYpoYy?=
 =?us-ascii?Q?R/FyjWk07f9gg3hfcirB2Bd0uj4QkmBtsEGjUFMEMIxL1rzGdIq6xepe+NH+?=
 =?us-ascii?Q?3qyzbwWt1YD+71NaTBtYClHc4N672foWkjZoN2hYWEddhSXAd4Jd8YjhHkgI?=
 =?us-ascii?Q?tHFZMzHCCgWsPPj291sQCeRxJQkN6q5rKygDLM0InvtElziZOSymyysXky04?=
 =?us-ascii?Q?HoXbnBqhe7djQFh3hHlyu4f28dsWUbE84ykFSokrfPgQhVMinlGbpofVBmaV?=
 =?us-ascii?Q?ojd55N36h3ZVAg0zPlmx/PNOkk4rCRbpgL26lj10DlEmu2tz9G0b9yzkxY3w?=
 =?us-ascii?Q?tlZ75nSAERa7VMY2TzIq3Zl8A39315iTLtWKFrJrY+6uEdCFfiJpiCvRvmlA?=
 =?us-ascii?Q?H673T6bhEnyCYBWUUWiErcViQI0JgQu1yu7UpI9Q6p/L1CExhXTc1bcjJxCA?=
 =?us-ascii?Q?0OHsoCcQNTOsv79yCpVwIDv7S8S/ZgqhmBA39e23GxgKufegA5gAEL7pDFpR?=
 =?us-ascii?Q?1OLqPuBiizKUpopAJcQes6sF?=
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: quoted-printable
MIME-Version: 1.0
X-OriginatorOrg: marvell.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-AuthSource: CO6PR18MB4465.namprd18.prod.outlook.com
X-MS-Exchange-CrossTenant-Network-Message-Id: a4b59a5e-5414-4774-c488-08d98d566ea0
X-MS-Exchange-CrossTenant-originalarrivaltime: 12 Oct 2021 08:01:00.9502
 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: 70e1fb47-1155-421d-87fc-2e58f638b6e0
X-MS-Exchange-CrossTenant-mailboxtype: HOSTED
X-MS-Exchange-CrossTenant-userprincipalname: J7FNTNyTcf6X6mqBS4obrAgNi9qgzXpwwP/zpH7qQvlyUICkNfaYAV6LRxPV5B1I62/M90OxbfD7h7f03IlObA==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: CO1PR18MB4731
X-Proofpoint-ORIG-GUID: 1of367NkmV-8YcfZ6jV3NR9iJZ25esVG
X-Proofpoint-GUID: 1of367NkmV-8YcfZ6jV3NR9iJZ25esVG
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.182.1,Aquarius:18.0.790,Hydra:6.0.425,FMLib:17.0.607.475
 definitions=2021-10-12_01,2021-10-11_01,2020-04-07_01
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Adding Bhaskara

> -----Original Message-----
> From: Bharat Bhushan <bbhushan2@marvell.com>
> Sent: Monday, September 20, 2021 10:38 AM
> To: will@kernel.org; mark.rutland@arm.com; robh+dt@kernel.org; linux-arm-
> kernel@lists.infradead.org; devicetree@vger.kernel.org; linux-
> kernel@vger.kernel.org
> Cc: Bharat Bhushan <bbhushan2@marvell.com>
> Subject: [PATCH v4 0/4] cn10k DDR Performance monitor support
>=20
> This patch series adds DDR performance monitor support on Marvell cn10k
> series of processor.
>=20
> First patch adds device tree binding changes.
> Second patch add basic support (without overflow and event ownership). Th=
ird
> and fourth patch adds overflow and event ownership respectively.
>=20
> Seems like 4th patch can be merged in second patch, For easy review it is
> currently separate
>=20
> v3->v4:
>  - Added Rob Herring reviewed-by for dt-binding patch
>=20
> v2->v3:
>  - dt-binding, ddrcpmu@1 -> pmu@87e1c0000000
>  - Add COMPILE_TEST as a dependency
>  - Switch to sysfs_emit()
>  - Error propagation when invalif event requested
>  - Switch to devm_platform_get_and_ioremap_resource()
>  - Other review comments on v2.
>=20
> v1->v2:
>  - DT binding changed to new DT Schema
>  - writeq/readq changed to respective relaxed
>  - Using PMU_EVENT_ATTR_ID
>=20
> Bharat Bhushan (4):
>   dt-bindings: perf: marvell: cn10k ddr performance monitor
>   perf/marvell: CN10k DDR performance monitor support
>   perf/marvell: cn10k DDR perfmon event overflow handling
>   perf/marvell: cn10k DDR perf event core ownership
>=20
>  .../bindings/perf/marvell-cn10k-ddr.yaml      |  37 +
>  drivers/perf/Kconfig                          |   7 +
>  drivers/perf/Makefile                         |   1 +
>  drivers/perf/marvell_cn10k_ddr_pmu.c          | 756 ++++++++++++++++++
>  include/linux/cpuhotplug.h                    |   1 +
>  5 files changed, 802 insertions(+)
>  create mode 100644 Documentation/devicetree/bindings/perf/marvell-cn10k-
> ddr.yaml
>  create mode 100644 drivers/perf/marvell_cn10k_ddr_pmu.c
>=20
> --
> 2.17.1