Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp2232421pxb; Tue, 12 Oct 2021 02:09:15 -0700 (PDT) X-Google-Smtp-Source: ABdhPJw2WExL0vg0PxK03hwp6IYtdIVbfnbm4iOCL6SFwPf+K2IS4De3PDlwyf8VCKXN154WbYOh X-Received: by 2002:a17:90a:c081:: with SMTP id o1mr4795560pjs.24.1634029755325; Tue, 12 Oct 2021 02:09:15 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1634029755; cv=none; d=google.com; s=arc-20160816; b=VEGwrUXLNxl78Q7ZFZKm7GlVGD+vjpe2lE2UNUoTmm+OdooGmUbkBmCZN+o5Pzl4Lr vvFitUHoMwkMhMPCaGVpIQvu9imMOd9pFvS0i23TWFeGT5b6wedkdGOIkTIOkxCzGQR6 C0R/JG7YjJ2NFwJ5vbh0q7r8Y7aByndVjVlAA+MgXjoHibM0TaQpr0Jr3/RNVOyCOS3g lNYHvJdSFTMEWB6HZZfGz7UiHLylJEhPb5GOFdksC6SUYyl3p9PaTMP7ew3mfln2CMWE xFfZUHsCS10mXUECu7cenTid7i1irV+GAHr1pHg/z7u0GM+xwOn26uWJ5Gg3Bd1/Y8/3 hyJA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=7XfB4R+oCMy6AV435EsBFLA2jUg86m+ULWIkQn/ObG0=; b=oWEVf2HkzMxp2xJ15dRZkvvvTyLaJH96hvk8YA19Ngv1RslirsCN8EaZrFDAuiwSeu P/KgDAB8CDwSN+iNKbQq2s7LmdBZGaypHXo8yeYbE5VxKqawnh1VYXljFJDnSHHtuFwS UKPjhcb1IJYrsxkBqE8sipLCuoUuqEjrVB3KWGLFwoKB9qItLjwGFCSmQzgp83rxA+gK 0sLOqnV9Mciln59ofM6vKNxESGlKMVqcVIrc/xsw7T15EGeabGF4rC+2/aT7xjuut//n MgJSZIKXc9sZoorHAXNK2+QP/D0sSUsLYm5N36PYzuGGIu8XfB4WTFtztfhG0ipvMOd8 y86Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id h3si15144725plk.427.2021.10.12.02.09.02; Tue, 12 Oct 2021 02:09:15 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235720AbhJLJIc (ORCPT + 99 others); Tue, 12 Oct 2021 05:08:32 -0400 Received: from inva021.nxp.com ([92.121.34.21]:58390 "EHLO inva021.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235551AbhJLJIQ (ORCPT ); Tue, 12 Oct 2021 05:08:16 -0400 Received: from inva021.nxp.com (localhost [127.0.0.1]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id EE87E202598; Tue, 12 Oct 2021 11:06:13 +0200 (CEST) Received: from aprdc01srsp001v.ap-rdc01.nxp.com (aprdc01srsp001v.ap-rdc01.nxp.com [165.114.16.16]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id BFFE3201D4B; Tue, 12 Oct 2021 11:06:13 +0200 (CEST) Received: from localhost.localdomain (shlinux2.ap.freescale.net [10.192.224.44]) by aprdc01srsp001v.ap-rdc01.nxp.com (Postfix) with ESMTP id 1BEF3183AD05; Tue, 12 Oct 2021 17:06:12 +0800 (+08) From: Richard Zhu To: l.stach@pengutronix.de, tharvey@gateworks.com, kishon@ti.com, vkoul@kernel.org, robh@kernel.org, galak@kernel.crashing.org, shawnguo@kernel.org Cc: linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, kernel@pengutronix.de, linux-imx@nxp.com, Richard Zhu Subject: [PATCH v3 7/9] arm64: dts: imx8mm: add the pcie support Date: Tue, 12 Oct 2021 16:41:16 +0800 Message-Id: <1634028078-2387-8-git-send-email-hongxing.zhu@nxp.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1634028078-2387-1-git-send-email-hongxing.zhu@nxp.com> References: <1634028078-2387-1-git-send-email-hongxing.zhu@nxp.com> X-Virus-Scanned: ClamAV using ClamSMTP Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add the PCIe support on i.MX8MM platforms. Signed-off-by: Richard Zhu --- arch/arm64/boot/dts/freescale/imx8mm.dtsi | 33 ++++++++++++++++++++++- 1 file changed, 32 insertions(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/freescale/imx8mm.dtsi b/arch/arm64/boot/dts/freescale/imx8mm.dtsi index ac5d11466608..e4819a811da8 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mm.dtsi @@ -520,7 +520,7 @@ iomuxc: pinctrl@30330000 { }; gpr: iomuxc-gpr@30340000 { - compatible = "fsl,imx8mm-iomuxc-gpr", "syscon"; + compatible = "fsl,imx8mm-iomuxc-gpr", "fsl,imx6q-iomuxc-gpr", "syscon"; reg = <0x30340000 0x10000>; }; @@ -1179,6 +1179,37 @@ gpmi: nand-controller@33002000{ status = "disabled"; }; + pcie0: pcie@33800000 { + compatible = "fsl,imx8mm-pcie"; + reg = <0x33800000 0x400000>, <0x1ff00000 0x80000>; + reg-names = "dbi", "config"; + #address-cells = <3>; + #size-cells = <2>; + device_type = "pci"; + bus-range = <0x00 0xff>; + ranges = <0x81000000 0 0x00000000 0x1ff80000 0 0x00010000 /* downstream I/O 64KB */ + 0x82000000 0 0x18000000 0x18000000 0 0x07f00000>; /* non-prefetchable memory */ + num-lanes = <1>; + num-viewport = <4>; + interrupts = ; + interrupt-names = "msi"; + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 0x7>; + interrupt-map = <0 0 0 1 &gic GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 2 &gic GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 3 &gic GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 4 &gic GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>; + fsl,max-link-speed = <2>; + linux,pci-domain = <0>; + power-domains = <&pgc_pcie>; + resets = <&src IMX8MQ_RESET_PCIE_CTRL_APPS_EN>, + <&src IMX8MQ_RESET_PCIE_CTRL_APPS_TURNOFF>; + reset-names = "apps", "turnoff"; + phys = <&pcie_phy>; + phy-names = "pcie-phy"; + status = "disabled"; + }; + gpu_3d: gpu@38000000 { compatible = "vivante,gc"; reg = <0x38000000 0x8000>; -- 2.25.1