Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp2232979pxb; Tue, 12 Oct 2021 02:10:13 -0700 (PDT) X-Google-Smtp-Source: ABdhPJz+yTdpzo1Y+rZOKHLUeWShlAju7kMpXiGfLQ+XbUG6uJNqxwKWl+rgC3u8amia5VS2lGjr X-Received: by 2002:a05:6402:2553:: with SMTP id l19mr48415261edb.321.1634029813335; Tue, 12 Oct 2021 02:10:13 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1634029813; cv=none; d=google.com; s=arc-20160816; b=N8Mohxs7QsAa7G4EPQQTXZ8DoItHYiDUUcOahNeNHF89Hrr39pIjRS4aqh6M3xg9jQ uLerz/6BqSBfj6GVuirnp/uQ6h6ZCc/EWq8OiHO1nHOGoFb64dPLF+f69j2oaIuZLkDu bmXw4goTdkmNMs2E5RWIvIwZsOphCkC8nSHcHcbv+kFZP1kalQODjjjj+ioBxbXdRP8C DoCeoZBZ4zMq9yGuovM/vKlJOkAkUHcNizHJ6r3zJyhcJFMzh383/xZ1T67BwIEHeMHo MgsAH78fhzAkwE2Yr6qO/9ArT1XDkbhQgIb93p4mmtA7R5onBtJSxn5GL5LZi7KLsw3F GJ1g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=ZhsFYjW1Ov66nDU6s4rlEWfk5sYcwO1bKJ+sp1Qm7qA=; b=ldHMJHiE/hGgqFCInC8in2CqoEIDOG3k25t6TyftQ6BJX4up1m/OIdOcq5rxcalm/r d9lfH89kEk08BN8xF7ZKJdG6oSMJuZRww7ZuHlIzy8Ut0R5Ytp9HVz9LNPQj/TVlx3YB rmcpCKJfsg85VVgqMOtZBdUaWXmU1R9p1V7KkS7DLkA+C6o2/5AjAUoB5frtWL7z6zO+ fJ4z6hnnxdp2ppNn81RerziR4d2/rSMQ+b0BOKMns7Te2+wJzt0LNrN8DVnvba2acVEW Skt7P0Nb4x220lJETD3Kkqga9KnPZicQNMMgO9E6/iajZnNEc4DwDD/cUFrE9rzA6kgr nVow== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id x12si6485467edr.120.2021.10.12.02.09.47; Tue, 12 Oct 2021 02:10:13 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235792AbhJLJIe (ORCPT + 99 others); Tue, 12 Oct 2021 05:08:34 -0400 Received: from inva021.nxp.com ([92.121.34.21]:58532 "EHLO inva021.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235609AbhJLJIR (ORCPT ); Tue, 12 Oct 2021 05:08:17 -0400 Received: from inva021.nxp.com (localhost [127.0.0.1]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id 2C61D201D4F; Tue, 12 Oct 2021 11:06:15 +0200 (CEST) Received: from aprdc01srsp001v.ap-rdc01.nxp.com (aprdc01srsp001v.ap-rdc01.nxp.com [165.114.16.16]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id F11DC201D49; Tue, 12 Oct 2021 11:06:14 +0200 (CEST) Received: from localhost.localdomain (shlinux2.ap.freescale.net [10.192.224.44]) by aprdc01srsp001v.ap-rdc01.nxp.com (Postfix) with ESMTP id 4C5D0183AD0B; Tue, 12 Oct 2021 17:06:13 +0800 (+08) From: Richard Zhu To: l.stach@pengutronix.de, tharvey@gateworks.com, kishon@ti.com, vkoul@kernel.org, robh@kernel.org, galak@kernel.crashing.org, shawnguo@kernel.org Cc: linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, kernel@pengutronix.de, linux-imx@nxp.com, Richard Zhu Subject: [PATCH v3 8/9] arm64: dts: imx8mm-evk: add the pcie support on imx8mm evk board Date: Tue, 12 Oct 2021 16:41:17 +0800 Message-Id: <1634028078-2387-9-git-send-email-hongxing.zhu@nxp.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1634028078-2387-1-git-send-email-hongxing.zhu@nxp.com> References: <1634028078-2387-1-git-send-email-hongxing.zhu@nxp.com> X-Virus-Scanned: ClamAV using ClamSMTP Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add the PCIe support on i.MX8MM EVK board. Signed-off-by: Richard Zhu --- arch/arm64/boot/dts/freescale/imx8mm-evk.dtsi | 46 +++++++++++++++++++ 1 file changed, 46 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8mm-evk.dtsi b/arch/arm64/boot/dts/freescale/imx8mm-evk.dtsi index 2d0684ac82f6..5ce43daa0c8b 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm-evk.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mm-evk.dtsi @@ -31,6 +31,23 @@ status { }; }; + pcie0_refclk: pcie0-refclk { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <100000000>; + }; + + reg_pcie0_gpio: regulator-pcie-gpio { + compatible = "regulator-fixed"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_pcie0_reg>; + regulator-name = "MPCIE_3V3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + gpio = <&gpio1 5 GPIO_ACTIVE_HIGH>; + enable-active-high; + }; + reg_usdhc2_vmmc: regulator-usdhc2 { compatible = "regulator-fixed"; pinctrl-names = "default"; @@ -296,6 +313,22 @@ &pcie_phy { status = "okay"; }; +&pcie0 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_pcie0>; + reset-gpio = <&gpio4 21 GPIO_ACTIVE_LOW>; + clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&clk IMX8MM_CLK_PCIE1_AUX>, + <&clk IMX8MM_CLK_DUMMY>, <&pcie0_refclk>; + clock-names = "pcie", "pcie_aux", "pcie_phy", "pcie_bus"; + assigned-clocks = <&clk IMX8MM_CLK_PCIE1_AUX>, + <&clk IMX8MM_CLK_PCIE1_CTRL>; + assigned-clock-rates = <10000000>, <250000000>; + assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_50M>, + <&clk IMX8MM_SYS_PLL2_250M>; + vpcie-supply = <®_pcie0_gpio>; + status = "okay"; +}; + &sai3 { pinctrl-names = "default"; pinctrl-0 = <&pinctrl_sai3>; @@ -413,6 +446,19 @@ MX8MM_IOMUXC_I2C3_SDA_I2C3_SDA 0x400001c3 >; }; + pinctrl_pcie0: pcie0grp { + fsl,pins = < + MX8MM_IOMUXC_I2C4_SCL_PCIE1_CLKREQ_B 0x61 + MX8MM_IOMUXC_SAI2_RXFS_GPIO4_IO21 0x41 + >; + }; + + pinctrl_pcie0_reg: pcie0reggrp { + fsl,pins = < + MX8MM_IOMUXC_GPIO1_IO05_GPIO1_IO5 0x41 + >; + }; + pinctrl_pmic: pmicirqgrp { fsl,pins = < MX8MM_IOMUXC_GPIO1_IO03_GPIO1_IO3 0x141 -- 2.25.1