Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp3023816pxb; Tue, 12 Oct 2021 19:17:33 -0700 (PDT) X-Google-Smtp-Source: ABdhPJz930+XSShYUf3J11kFoiR28CYMG1Cp/uQkKmep4ec1K5WCovEZ691Z6DM32KcvAmC8RmzY X-Received: by 2002:a05:6402:1157:: with SMTP id g23mr5524407edw.379.1634091453378; Tue, 12 Oct 2021 19:17:33 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1634091453; cv=none; d=google.com; s=arc-20160816; b=XpsVYbOdV0Tej3TWu4x9gGIMlMTBAA+0A8h2zSiUbuORToxEKWuoUoPCMnKe2wGxn4 GfhSlEGu9NeDUFLPvMPhCJX/cAQ4/3R9jTzSt1mEooN1jMAVNF0RB17welL2qa50Yyp9 BmYGwvTwkKQjhpsv3iWWa9Ky6PFFXGLpDU6RFLLljhWQlcuSMsmLb4cINcwnFXQ/UKzo 0EV3PphyaYX0Q6U5CZJP7jNibrju7dEEEwf0VlteJGZwj8h+Q4lqFlKG1KVBnrOwcwV4 qCmDqG6FybpSdShJpYOlziHtelS9evKt1/X14qjmibKiGDp+OQDViEyFYpcbGu91jj76 5tjA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-transfer-encoding :content-disposition:mime-version:message-id:subject:cc:to:from:date :dkim-signature; bh=3r7ykkHBpQ+Rx6Kv6TU6E6ymmMtknox2459nWne4AmI=; b=HO8/XavE0dwkigKMeKZgx0JBkWcAx56vlGPpcAPLvI6nSWWg6L2LhagH9QHLgvMxob ZOgzI/3/nX7DWmw+BFC7WhnhZfjp/0I6qqC2N+wOGc+OaX3qRDLgPpFwZNOvIfW0hH75 xfyYjIIqmUkJt5gcyOrQys5ytyueE4eUUPB0nl7AXNj1igGFUcsv4VhkT8ydf1JJD4Bl 3W7R0YbV3mp+MFVu6a28lkSWb1wukl7zF5t8R9stewDFkoSDZApmLad1LAjro26G3w0N pu8yeSGPGhvYqCuq03OqOr4zJ1Za5y3CbizFTbTbjoschGR0MXc3Fd8dRA35CWdqwULl s60w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=rbsD9cK4; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id v9si10098733edx.570.2021.10.12.19.17.08; Tue, 12 Oct 2021 19:17:33 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=rbsD9cK4; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234406AbhJMCPP (ORCPT + 99 others); Tue, 12 Oct 2021 22:15:15 -0400 Received: from mail.kernel.org ([198.145.29.99]:38162 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231543AbhJMCPP (ORCPT ); Tue, 12 Oct 2021 22:15:15 -0400 Received: by mail.kernel.org (Postfix) with ESMTPSA id 30DE560E0C; Wed, 13 Oct 2021 02:13:12 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1634091192; bh=KiCOpXJtLtS5DgA89L5VHZVV6seYAK79kT/+26LXy+U=; h=Date:From:To:Cc:Subject:In-Reply-To:From; b=rbsD9cK4wZlyphGRjfr1ysvki7scvQqV5s3dfffPqIGaP/N/LkDsfLMB+d5CagphS 4M4P783zd6dkXrVo7WRLzDUp/GDS2oqlaABys/puDUZ1JQ45KFZ5KXbai237P1udeA fPugekLr4JfA5M5S/mMyCGYl6R8tVZrXA7SZXhZL6mMg3bwwGcWh40vCqGEHo14LI7 tJBBW68o+EI+RR10wK8fdNONA1j4Qp7GF2qZ6SPG3aJX4L7KiEjcgez7IKGkl6DiCw 2wjGw63KR530UJz0DU17dQu12Spzf/cU+dG+gA33w5ZmtyYyQcR+ClKZWwnYeIKLEo co8UKkygxVpqw== Date: Tue, 12 Oct 2021 21:13:10 -0500 From: Bjorn Helgaas To: Naveen Naidu Cc: Pali =?iso-8859-1?Q?Roh=E1r?= , Rob Herring , Lorenzo Pieralisi , Krzysztof =?utf-8?Q?Wilczy=C5=84ski?= , linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org, Thomas Petazzoni , bhelgaas@google.com, linux-kernel-mentees@lists.linuxfoundation.org, "moderated list:PCI DRIVER FOR AARDVARK (Marvell Armada 3700)" Subject: Re: [PATCH 09/22] PCI: aardvark: Use SET_PCI_ERROR_RESPONSE() when device not found Message-ID: <20211013021310.GA1864069@bhelgaas> MIME-Version: 1.0 Content-Type: text/plain; charset=iso-8859-1 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: <20211012155928.3nuyzgrgvyjm2v3r@theprophet> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, Oct 12, 2021 at 09:29:28PM +0530, Naveen Naidu wrote: > On 11/10, Pali Roh?r wrote: > > On Monday 11 October 2021 23:55:35 Naveen Naidu wrote: > > > On 11/10, Pali Roh?r wrote: > > > > On Monday 11 October 2021 23:26:33 Naveen Naidu wrote: > > > > > An MMIO read from a PCI device that doesn't exist or doesn't respond > > > > > causes a PCI error. There's no real data to return to satisfy the > > > > > CPU read, so most hardware fabricates ~0 data. > > > > > > > > > > Use SET_PCI_ERROR_RESPONSE() to set the error response, when a faulty > > > > > read occurs. > > > > > > > > > > This helps unify PCI error response checking and make error check > > > > > consistent and easier to find. > > > > > > > > > > Compile tested only. > > > > > > > > > > Signed-off-by: Naveen Naidu > > > > > --- > > > > > drivers/pci/controller/pci-aardvark.c | 8 ++++---- > > > > > 1 file changed, 4 insertions(+), 4 deletions(-) > > > > > > > > > > diff --git a/drivers/pci/controller/pci-aardvark.c b/drivers/pci/controller/pci-aardvark.c > > > > > index 596ebcfcc82d..dc2f820ef55f 100644 > > > > > --- a/drivers/pci/controller/pci-aardvark.c > > > > > +++ b/drivers/pci/controller/pci-aardvark.c > > > > > @@ -894,7 +894,7 @@ static int advk_pcie_rd_conf(struct pci_bus *bus, u32 devfn, > > > > > int ret; > > > > > > > > > > if (!advk_pcie_valid_device(pcie, bus, devfn)) { > > > > > - *val = 0xffffffff; > > > > > + SET_PCI_ERROR_RESPONSE(val); > > > > > > > > Hello! Now I'm looking at this macro, and should not it depends on > > > > "size" argument? If doing 8-bit or 16-bit read operation then should not > > > > it rather sets only low 8 bits or low 16 bits to ones? > > Function itself is declared as: > > > > static int advk_pcie_rd_conf(struct pci_bus *bus, u32 devfn, int where, int size, u32 *val); > > > > And in "size" argument is stored number of bytes, kind of read operation > > (read byte, read word, read dword). In *val is then stored read value. > > For byte operation, just low 8 bits in *val variable are set. > > > > Because *val is u32 it means that typeof(*val) is always 4 independently > > of the "size" argument. > > > > For example other project U-Boot has also pci-aardvark.c driver and > > U-Boot has for (probably same) purpose pci_get_ff() macro, see: > > https://source.denx.de/u-boot/u-boot/-/blob/v2021.10/drivers/pci/pci-aardvark.c#L367 > > > > I'm not saying if current approach to always sets 0xffffffff > > (independently of "size" argument) is correct or not as I do not know > > it too! I'm just giving example that this PCI code has very similar > > implementation of other project (U-Boot) which sets number of ones based > > on the size argument. I don't think there's an issue here. advk_pcie_rd_conf() can set the whole u32 to 0xffffffff regardless of the "size" value because pci_bus_read_config_byte() and pci_bus_read_config_word() extract out the part they need: res = bus->ops->read(bus, devfn, pos, len, &data); \ *value = (type)data; \ where "type" is u8 or u16 (this is hard to grep for; it's in the PCI_OP_READ() macro in drivers/pci/access.c). > I am not sure too, if we would like to have something like pci_get_ff() > which sets the return mask based on the size. I'd like to see how pci_get_ff() works because this is potentially a widespread, invasive change and it's always better to copy a good existing design than to make up something new. > > Anyway, I very like this your idea to have a macro which purpose is to > > explicitly indicate error during config read operation! And to unify all > > drivers to use same style for signalling config read error. I definitely think there's a lot of value in making this consistent *somehow*, so thanks for working on this! Bjorn