Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp3158578pxb; Tue, 12 Oct 2021 23:29:49 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwO6kqLqpZXBAMPhpMs1EzQ2Dhh74uE84vj/KisUi3TV+ce4ONynMDO2dcmc2x9hz6WXNlp X-Received: by 2002:a50:da0a:: with SMTP id z10mr6739237edj.95.1634106589603; Tue, 12 Oct 2021 23:29:49 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1634106589; cv=none; d=google.com; s=arc-20160816; b=FI2A8wkAiqtGKNN5X7S8a98SVyR5V/7P95tqhDNvXW8Y00KrBmvuzbcfacrqNUneQL biDWQEZjaP+Pm+tX7krz+ZbfW/gEL9ljCB5BiyHTC5SlNrFRJGfr30P3PmnomKzdi3KQ gSxFz77/pkh1gijRjl6CL1VEDbGMKwjQCyokSFDwFkvXlBcx5VjDT8F7pWh4mwWb7QnA ZaULeHsbXOQjKbwJ4XeED0PXiDeEWn3Mmm+URE7pGN4RCrRGrhc6Yv7HygkUmo048n+n ZUeemtnYVY1Eil0q/NrRGlz5f3VYjfwEOO5V0RBiNEbAkcdnwgNhaaF83HwKwsXbvxRY /Zmw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-language:content-transfer-encoding :in-reply-to:mime-version:user-agent:date:message-id:from:references :cc:to:subject:dkim-signature; bh=RiOqzskA9+9N5hMagBq9BUCLDOEUByuG8GhKMcqMNkc=; b=MwwRzkstyt1gevI72U4snSfexZE68Ab5sUpKoWD0NHkY/z3B4EchV9MsH9fSx13LEX vUSeeMo2LjnqBR43GAU/7z5UGmq31x6HCqYFLrBdyYXnfWf1hP9QX9aBF92CSBqh/ih1 n5oswkx7rk35gcqp/4KIE3teFvy5M/Npr2Aukje5SoKN6bVMSPcjEICUdX/RY//yPicJ mvms/WryP/oU825f4fHN3M0awPnYD9zhkxDZPuNLLZYyRe7+VZc/vh270NQ3uT+oH8So dI4REqX2FePGH6Rlqz1EIV+biA0+1fJ3WchsM/pNgB3cVNizgXkripDm3LJr3nZCGL01 C3PA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=cqu+RbGY; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id d26si10375522ejd.556.2021.10.12.23.29.25; Tue, 12 Oct 2021 23:29:49 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=cqu+RbGY; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S237961AbhJMG3f (ORCPT + 99 others); Wed, 13 Oct 2021 02:29:35 -0400 Received: from alexa-out.qualcomm.com ([129.46.98.28]:27817 "EHLO alexa-out.qualcomm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S237967AbhJMG3c (ORCPT ); Wed, 13 Oct 2021 02:29:32 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; i=@quicinc.com; q=dns/txt; s=qcdkim; t=1634106450; x=1665642450; h=subject:to:cc:references:from:message-id:date: mime-version:in-reply-to:content-transfer-encoding; bh=RiOqzskA9+9N5hMagBq9BUCLDOEUByuG8GhKMcqMNkc=; b=cqu+RbGYVBcDSbA7Uj+/e9z6MHAerwaD5VGiSGvRK7slw6UDlTJF6zYN WZ+uFTdoQL9Aw8DMVgh2AMFlHc/wcWEB7pRQ4qN57W+wAguiuO8devxJH bkq4Ucs52U/LEsCUq6bJY24Sk7Aia5kIKod73pdCGaic2slo3zxECWIvf A=; Received: from ironmsg09-lv.qualcomm.com ([10.47.202.153]) by alexa-out.qualcomm.com with ESMTP; 12 Oct 2021 23:27:29 -0700 X-QCInternal: smtphost Received: from nalasex01c.na.qualcomm.com ([10.47.97.35]) by ironmsg09-lv.qualcomm.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 12 Oct 2021 23:27:29 -0700 Received: from [10.231.205.174] (10.80.80.8) by nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.922.7; Tue, 12 Oct 2021 23:27:25 -0700 Subject: Re: [RESEND PATCH v1 7/9] spmi: pmic-arb: support updating interrupt type flags To: Stephen Boyd , , CC: , , Yimin Peng , , References: <1631860384-26608-1-git-send-email-quic_fenglinw@quicinc.com> <1631860384-26608-8-git-send-email-quic_fenglinw@quicinc.com> <163406056577.936959.16157334001404276084@swboyd.mtv.corp.google.com> From: Fenglin Wu Message-ID: <9aa28adc-288c-7be9-c989-ffdc6f859fcb@quicinc.com> Date: Wed, 13 Oct 2021 14:27:22 +0800 User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:78.0) Gecko/20100101 Thunderbird/78.14.0 MIME-Version: 1.0 In-Reply-To: <163406056577.936959.16157334001404276084@swboyd.mtv.corp.google.com> Content-Type: text/plain; charset="utf-8"; format=flowed Content-Transfer-Encoding: 7bit Content-Language: en-US X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01c.na.qualcomm.com (10.47.97.35) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org copy IRQCHIP driver maintainers as requested in another patch. On 10/13/2021 1:42 AM, Stephen Boyd wrote: > Quoting Fenglin Wu (2021-09-16 23:33:02) >> From: Yimin Peng >> >> Have the qpnpint_irq_set_type function clear unwanted high/low >> trigger bits when updating the interrupt flags. > Why? There was a requirement to update the PMIC module interrupt type dynamically (such as from low level trigger to high level trigger), hence it's required to clear the unnecessary trigger type when setting it. >> Signed-off-by: Yimin Peng >> Signed-off-by: Subbaraman Narayanamurthy >> Signed-off-by: Fenglin Wu >> --- > Does this need a Fixes tag? Maybe no need to a Fixes tag because this is part of the initial code when interrupt handling is added?