Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp3334468pxb; Wed, 13 Oct 2021 04:00:08 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzqA2Erf34uP1kJUbIbpXwW4xC3gOINKrzXrv+YfCzTtYB52OGHstT2v49wwOi1cJ4kk3Z5 X-Received: by 2002:a50:e145:: with SMTP id i5mr8540207edl.16.1634122808069; Wed, 13 Oct 2021 04:00:08 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1634122808; cv=none; d=google.com; s=arc-20160816; b=PICSEBOqpT32I1LWYp5p7mIcPacIEAvrZqlDFi2Dk2ai/GmILPa94TM5nqxnAbwtf2 uSKlhJbm4NgViYWvPJfCjkxMR2CCAKtjssPK7sFk2fUcKtC4WmDG41Imx6uKd6oE18FX FC8iCw00Eu1AUhkPY3MtyxbshQ68X9/gWYl+DNCFA42ogNvhgMoSpgqTEhg1TmrjNlho jKlaoYQvFK7LmnjbzFbR5m1mQHtTN+rYe8aM23x+ccm/SLw4brZaEmTJPLWp2+CDOvZ6 Dnmc5R1nB0w1FvAaDusQyIA5fIu9jDRRvvOwZ4fwMW+L7lYomg0ojvhHGcEGXO8IsIyM c91A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=miUTipxILLMSCvK1uTDseYArxNpD0zqvuNIEqpkMvaE=; b=rJFt7/+Lk+8YRV/uuvwnZNKhzy9H8U7RYj1rUjiz2XQUic9fYssMlDsGvLIe4Z6Q3w VgdhwYCw5o7z9VnqmL5EkMaM5hDkO06Y61WbygubgU8YzteqV3xOc//uTb0sZ4Fq8KTf pd+fKQmm+qpld9BAhIzAFQZAzSl40ZvJFpsdFRLIIznwmxodeWKddcknvhPjaZpOqb11 zrFOY/pLjmzfpNk3F5btGqg/2T3ZTso3JLbmTO7dWtH7aC5398xJQMbcAxqxcI3T8t9m kUvTIbeCcidJVphP/jt033yMQ4u1SeHA9CEaTLPpMEPPNXQqdFrlo4KruGF7R/P10sh+ Vmww== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=collabora.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id 5si23994482edx.323.2021.10.13.03.59.43; Wed, 13 Oct 2021 04:00:08 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=collabora.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233380AbhJMK7U (ORCPT + 99 others); Wed, 13 Oct 2021 06:59:20 -0400 Received: from bhuna.collabora.co.uk ([46.235.227.227]:35338 "EHLO bhuna.collabora.co.uk" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232299AbhJMK6Z (ORCPT ); Wed, 13 Oct 2021 06:58:25 -0400 Received: from guri.fritz.box (unknown [IPv6:2a02:810a:880:f54:2d05:985b:ed8c:969a]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: dafna) by bhuna.collabora.co.uk (Postfix) with ESMTPSA id 563A51F44186; Wed, 13 Oct 2021 11:56:21 +0100 (BST) From: Dafna Hirschfeld To: linux-media@vger.kernel.org Cc: Robert Beckett , Dafna Hirschfeld , Mauro Carvalho Chehab , Greg Kroah-Hartman , linux-staging@lists.linux.dev (open list:STAGING SUBSYSTEM), linux-kernel@vger.kernel.org (open list), laurent.pinchart@ideasonboard.com, hverkuil@xs4all.nl, kernel@collabora.com, dafna3@gmail.com, kiril.bicevski@collabora.com, Nas Chung , lafley.kim@chipsnmedia.com, scott.woo@chipsnmedia.com, olivier.crete@collabora.com Subject: [PATCH v2 5/6] dt-bindings: media: staging: wave5: add yaml devicetree bindings Date: Wed, 13 Oct 2021 12:56:08 +0200 Message-Id: <20211013105609.21457-6-dafna.hirschfeld@collabora.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20211013105609.21457-1-dafna.hirschfeld@collabora.com> References: <20211013105609.21457-1-dafna.hirschfeld@collabora.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Robert Beckett Add bindings for the wave5 chips&media codec driver Signed-off-by: Robert Beckett Signed-off-by: Dafna Hirschfeld --- .../bindings/staging/media/cnm,wave.yaml | 71 +++++++++++++++++++ 1 file changed, 71 insertions(+) create mode 100644 Documentation/devicetree/bindings/staging/media/cnm,wave.yaml diff --git a/Documentation/devicetree/bindings/staging/media/cnm,wave.yaml b/Documentation/devicetree/bindings/staging/media/cnm,wave.yaml new file mode 100644 index 000000000000..e4a43633b8e7 --- /dev/null +++ b/Documentation/devicetree/bindings/staging/media/cnm,wave.yaml @@ -0,0 +1,71 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/staging/media/cnm,wave.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Chips&Media Wave 5 Series multi-standard codec IP + +maintainers: + - Nas Chung + - Robert Beckett + - Dafna Hirschfeld + +description: |- + The Chips&Media WAVE codec IP is a multi format video encoder/decoder + +properties: + compatible: + anyOf: + - items: + - enum: + - cnm,cm511-vpu + - cnm,cm517-vpu + - cnm,cm521-vpu + - cnm,cm521c-vpu + - cnm,cm521c-dual-vpu + - cnm,cm521e1-vpu + - cnm,cm537-vpu + reg: + maxItems: 1 + + clocks: + maxItems: 1 + + clock-names: + const: vcodec + + interrupts: + maxItems: 1 + + power-domains: + maxItems: 1 + + resets: + maxItems: 1 + + sram: + $ref: /schemas/types.yaml#/definitions/phandle + description: phandle pointing to the SRAM device node + maxItems: 1 + +required: + - compatible + - reg + - interrupts + - clocks + - clock-names + +additionalProperties: false + +examples: + - | + vpu: video-codec@12345678 { + compatible = "cnm,cm521-vpu"; + reg = <0x12345678 0x1000>; + interrupts = <42>; + clocks = <&clks 42>; + clock-names = "vcodec"; + sram = <&sram>; + }; + -- 2.17.1