Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp4235017pxb; Thu, 14 Oct 2021 00:57:43 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxo6Xyu3+nOTGM6IMItC2Veh4plSgEfqt3YFve8sfTo9z1+kgcHcHudOW38n1OR7LZlI0DI X-Received: by 2002:a62:1553:0:b0:44c:67cf:e669 with SMTP id 80-20020a621553000000b0044c67cfe669mr3990411pfv.55.1634198262837; Thu, 14 Oct 2021 00:57:42 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1634198262; cv=none; d=google.com; s=arc-20160816; b=fS9Qv33vue3L4Lmphp1+yFaQgNseqwUMzm/a9lsfOf3z04whMWIDkfEcO6VdpZzrHb nEdnL4D4X6HAnQ3QfFnOld2jmK9ppt824iggiUejLPzkr2ytNi7AwuhvWRaRYWt2GK8t WdjxB7rhS2DzECDFTJLPdzGagHszwBmq3tUitvqBvIk6B6Sd3mFT9osir/t2NONqDJUq mvqilnV992kLK242jdv1X4RBRdn4BYuep6HmCOfoVMBpExoPscW49CMjAbTuQKatjwMK FWQs3rFlrKwMKeF41sUuL+ztEbth9RkkhFhIBElvT304GQ1p1a/wAPQDpx3HUM2rxZPX 4pFw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=Laqnd+pEYu+Cbxaf3ubaKyPTH3T/AQ2vN1+Ciw7GSgU=; b=NrCsr4XQOrw2yJeunWhDEaCaTL/I7N72nfHu3MMQgg0X2+j9RTsFApsuum3qonn8aX Y3XeGZiR0znk3dFdkleVWfxJtMghM0g8iwDTandwc5YRG502IQjL8M1AkbdnHRRa42IM HeRwYCyoXeQmFuoEXcoLfjY67evkf8RQkSkamvn/wA6VCxteExINFqquv5ByAmqlWRTZ aszoyYfiqdrE0s6qIbWW3ZhS91IG20vjuGE6Irw/S4Oon7fLrQLHkOXhvd3WHDkvliZ/ g1t1SEE/vHCav7lJhNCWdX3fvRRkYZFrXjyYt5ebi5Sm0ER99MN72o0jesioi1FKYmW3 Q29A== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id il3si4004609pjb.22.2021.10.14.00.57.29; Thu, 14 Oct 2021 00:57:42 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230082AbhJNH6c (ORCPT + 99 others); Thu, 14 Oct 2021 03:58:32 -0400 Received: from mailgw01.mediatek.com ([60.244.123.138]:47296 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S229970AbhJNH6c (ORCPT ); Thu, 14 Oct 2021 03:58:32 -0400 X-UUID: 234527f3442f41388b16ffde21a6067b-20211014 X-UUID: 234527f3442f41388b16ffde21a6067b-20211014 Received: from mtkmbs10n2.mediatek.inc [(172.21.101.183)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 583870662; Thu, 14 Oct 2021 15:56:25 +0800 Received: from mtkcas10.mediatek.inc (172.21.101.39) by mtkmbs07n2.mediatek.inc (172.21.101.141) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 14 Oct 2021 15:56:24 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas10.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Thu, 14 Oct 2021 15:56:24 +0800 From: Sam Shih To: Rob Herring , Matthias Brugger , Michael Turquette , Stephen Boyd , Fabien Parent , Weiyi Lu , Chun-Jie Chen , Ikjoon Jang , Miles Chen , Enric Balletbo i Serra , , , , , CC: John Crispin , Ryder Lee , Sam Shih Subject: [PATCH v4 0/5] Mediatek MT7986 basic clock support Date: Thu, 14 Oct 2021 15:56:15 +0800 Message-ID: <20211014075620.17563-1-sam.shih@mediatek.com> X-Mailer: git-send-email 2.18.0 MIME-Version: 1.0 Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 8bit X-MTK: N Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch series add basic clock support for mediatek mt7986 SoC. It is based on patch series "Add basic SoC support for mediatek mt7986": https://lore.kernel.org/all/20211014074403.17346-1-sam.shih@mediatek.com/ --- According to the maintainer’s suggestion, this patch splits the previous thread into independent patch series. This patch include clock driver and device tree update Original thread: https://lore.kernel.org/all/20210914085137.31761-1-sam.shih@mediatek.com/ https://lore.kernel.org/linux-arm-kernel/20210914085137.31761-2-sam.shih@mediatek.com/ --- Sam Shih (5): dt-bindings: clock: mediatek: document clk bindings for mediatek mt7986 SoC clk: mediatek: add mt7986 clock IDs clk: mediatek: add mt7986 clock support arm64: dts: mediatek: add clock support for mt7986a arm64: dts: mediatek: add clock support for mt7986b .../arm/mediatek/mediatek,apmixedsys.txt | 1 + .../bindings/arm/mediatek/mediatek,ethsys.txt | 1 + .../arm/mediatek/mediatek,infracfg.txt | 1 + .../arm/mediatek/mediatek,sgmiisys.txt | 2 + .../arm/mediatek/mediatek,topckgen.txt | 1 + arch/arm64/boot/dts/mediatek/mt7986a.dtsi | 68 +++- arch/arm64/boot/dts/mediatek/mt7986b.dtsi | 68 +++- drivers/clk/mediatek/Kconfig | 17 + drivers/clk/mediatek/Makefile | 4 + drivers/clk/mediatek/clk-mt7986-apmixed.c | 78 +++++ drivers/clk/mediatek/clk-mt7986-eth.c | 132 ++++++++ drivers/clk/mediatek/clk-mt7986-infracfg.c | 198 +++++++++++ drivers/clk/mediatek/clk-mt7986-topckgen.c | 319 ++++++++++++++++++ include/dt-bindings/clock/mt7986-clk.h | 169 ++++++++++ 14 files changed, 1049 insertions(+), 10 deletions(-) create mode 100644 drivers/clk/mediatek/clk-mt7986-apmixed.c create mode 100644 drivers/clk/mediatek/clk-mt7986-eth.c create mode 100644 drivers/clk/mediatek/clk-mt7986-infracfg.c create mode 100644 drivers/clk/mediatek/clk-mt7986-topckgen.c create mode 100644 include/dt-bindings/clock/mt7986-clk.h -- 2.29.2