Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp4236625pxb; Thu, 14 Oct 2021 01:00:36 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxpdm/FnWH84FDrgi78wHPqBb1QMNqOuiwlaMQHQhPf1oG0IyMdTokTAa6RZIjqlIh6w96D X-Received: by 2002:a17:90b:2315:: with SMTP id mt21mr19006295pjb.60.1634198435966; Thu, 14 Oct 2021 01:00:35 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1634198435; cv=none; d=google.com; s=arc-20160816; b=x+gPd/1bp3mMZ6/JCiWe8bSQqFErHOUwnmbMkt/sy601BaUyqVY8aKCuD0YsO95SF9 A3aVeA6E3SWt4lHmKStDmIN/PCCkGteC8+wX9lyD+V7tLjqBMRtAdaoUX5O4hxbGFJbJ ubaPvQ3D9BG5uFHW94RdiobRB2pMpkjZh4QJz/htSEiHMKYximxeqMCV+1qQArGtu+o1 OqqrqTTu6nHi9pyNXEf9FIRuhbPfMWcNixdBb58FmjxpLGPL29lI+sxrSnT/ZfMfyPXX 5IlIvx05sp/VzLBbonrDmFIzxlDOmX4LB9Aq5lEupJWGsm8IfREy40sQmtBhwPSw2Tzf 4jOw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from; bh=Ch1Dym+OSwr413fRTwEP8BWyizoK2BkakBQPbm4iAPk=; b=d3uz9X3dXDuGcRvdqJugn0SHasZI3We7n5GgRGV3b49rr10oio++eW0SsngfG/0cwh oyjfFGwUl3VC5h+iBZwq5sCuVt+OFaSNwrr+S6YjEPa5OPWZxQ7PiWwVF8Qq2MUfEHu3 RI0PY/04PgxaJw6r+8Z1YG8gk2Bdv0zCdPQwFmENbI+1BGZdzEd9Z9murSqILgzgwyky oezT4IAEelGlhKhe83ITZX4euYR2c2h3dBEaRz0lHlwXoSr3SoIqLI9wRR00sJxPqZh6 RRY0eh9tCfFwrWRa26deWH1iM0KWJqM3N/h0l6ZkEkJ1TmX3WSodp8ohuYeROzB//wBM rF7g== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id c10si3002478pgn.220.2021.10.14.01.00.23; Thu, 14 Oct 2021 01:00:35 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230240AbhJNIBF (ORCPT + 99 others); Thu, 14 Oct 2021 04:01:05 -0400 Received: from mailgw01.mediatek.com ([60.244.123.138]:50518 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S230106AbhJNIA6 (ORCPT ); Thu, 14 Oct 2021 04:00:58 -0400 X-UUID: a8e549faea61499ebb3ac34243eb0875-20211014 X-UUID: a8e549faea61499ebb3ac34243eb0875-20211014 Received: from mtkexhb02.mediatek.inc [(172.21.101.103)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1256779269; Thu, 14 Oct 2021 15:58:51 +0800 Received: from mtkexhb02.mediatek.inc (172.21.101.103) by mtkmbs07n2.mediatek.inc (172.21.101.141) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 14 Oct 2021 15:58:50 +0800 Received: from mtkcas10.mediatek.inc (172.21.101.39) by mtkexhb02.mediatek.inc (172.21.101.103) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 14 Oct 2021 15:58:49 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas10.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Thu, 14 Oct 2021 15:58:49 +0800 From: Sam Shih To: Linus Walleij , Rob Herring , Matthias Brugger , Sean Wang , , , , , CC: John Crispin , Ryder Lee , "Sam Shih" Subject: [PATCH v7 4/4] arm64: dts: mediatek: add pinctrl support for mt7986b Date: Thu, 14 Oct 2021 15:58:36 +0800 Message-ID: <20211014075836.17681-5-sam.shih@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20211014075836.17681-1-sam.shih@mediatek.com> References: <20211014075836.17681-1-sam.shih@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add mt7986b pinctrl node Signed-off-by: Sam Shih --- arch/arm64/boot/dts/mediatek/mt7986b.dtsi | 21 +++++++++++++++++++++ 1 file changed, 21 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt7986b.dtsi b/arch/arm64/boot/dts/mediatek/mt7986b.dtsi index 9cc27020901a..a0b5ee232443 100644 --- a/arch/arm64/boot/dts/mediatek/mt7986b.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt7986b.dtsi @@ -128,6 +128,27 @@ apmixedsys: apmixedsys@1001e000 { #clock-cells = <1>; }; + pio: pinctrl@1001f000 { + compatible = "mediatek,mt7986b-pinctrl"; + reg = <0 0x1001f000 0 0x1000>, + <0 0x11c30000 0 0x1000>, + <0 0x11c40000 0 0x1000>, + <0 0x11e20000 0 0x1000>, + <0 0x11e30000 0 0x1000>, + <0 0x11f00000 0 0x1000>, + <0 0x11f10000 0 0x1000>, + <0 0x1000b000 0 0x1000>; + reg-names = "gpio", "iocfg_rt", "iocfg_rb", "iocfg_lt", + "iocfg_lb", "iocfg_tr", "iocfg_tl", "eint"; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&pio 0 0 41>, <&pio 66 66 35>; + interrupt-controller; + interrupts = ; + interrupt-parent = <&gic>; + #interrupt-cells = <2>; + }; + sgmiisys0: syscon@10060000 { compatible = "mediatek,mt7986-sgmiisys_0", "syscon"; -- 2.29.2