Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp4237102pxb; Thu, 14 Oct 2021 01:01:16 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxROGQatvdMaNW9tPd1aRjIwDfKiCZoE4gKJri6ea3bxuoIiwMkf+qTZENv8bk3irw+rGAp X-Received: by 2002:a63:7d05:: with SMTP id y5mr3169479pgc.80.1634198475795; Thu, 14 Oct 2021 01:01:15 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1634198475; cv=none; d=google.com; s=arc-20160816; b=CtmyHp/5L8rYqv1XcvkTBlWX4+Gnr9FS28oEMn8aa1/VE4721vpbAhiWPHsr/zUexW royqgj+93+L9HAEUfu9mpmZdiTPpuM55S7ZHk7pVThjkdWgPtsYlc8x+CC60P2tQKres dxVvTnCGWzftKsbwlwkHxjKPg3Yn8Du4V0Mku6nkBXskeUAucfDB5CPxLM2cgGjFdTPs FpLgnE/HLpVTq8V9gOiWZAamtIYCeqLoitVk3aW/g+vgVuH77DeCoGblNDIuMGRXVoth TCHgBCrE08mcZ0DqJHqlF41rmWbUgmM3wCTmdTcL7eRURR19E9uyHYR4gWO1wX++rJHQ JFoQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=AKUAyCVH2WHDXmn+HZq8tmjvAyb7KscO+16SyowDK1w=; b=SozjiaFgWXym2hLw/ALDQX6xkr7Pue0wneBsE/zob60T8zJCFypMpKyIvZa0np2NcV 6Isa9gjihyBd4uq0pqAhCKLRFO5I7jVhyj2EaU2zs+c4C+43QLzusCWNXVspwKgodHeu CAClscBbGdu7DG2es4ZXZUWKZU9NY3Dub0UADxUmd1U4qNkgFuPzHqLVqKGmOADJ/tAI 9urHbU54hneTVhuVGVg4pXKrFpWv8X74ggQ1cFUFzJv5OeMGxfo7iy7vNpMeec2ZfKWs wpk3Pj2obZS9j1ZjMCWGaZCddcyoy+4zpVhS+fKX9InrOkCsWmzf7/mac2dfeGkCbFvx 8Jiw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id f13si2769909pgp.468.2021.10.14.01.01.02; Thu, 14 Oct 2021 01:01:15 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230119AbhJNIAw (ORCPT + 99 others); Thu, 14 Oct 2021 04:00:52 -0400 Received: from mailgw01.mediatek.com ([60.244.123.138]:50326 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S229994AbhJNIAv (ORCPT ); Thu, 14 Oct 2021 04:00:51 -0400 X-UUID: 60b6c304d841412c86720ad58fef90f6-20211014 X-UUID: 60b6c304d841412c86720ad58fef90f6-20211014 Received: from mtkcas10.mediatek.inc [(172.21.101.39)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 784649004; Thu, 14 Oct 2021 15:58:43 +0800 Received: from mtkcas10.mediatek.inc (172.21.101.39) by mtkmbs10n2.mediatek.inc (172.21.101.183) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.2.792.3; Thu, 14 Oct 2021 15:58:42 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas10.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Thu, 14 Oct 2021 15:58:42 +0800 From: Sam Shih To: Linus Walleij , Rob Herring , Matthias Brugger , Sean Wang , , , , , CC: John Crispin , Ryder Lee , "Sam Shih" Subject: [PATCH v7 0/4] Mediatek MT7986 pinctrl support Date: Thu, 14 Oct 2021 15:58:32 +0800 Message-ID: <20211014075836.17681-1-sam.shih@mediatek.com> X-Mailer: git-send-email 2.18.0 MIME-Version: 1.0 Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 8bit X-MTK: N Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch series add pinctrl support for mediatek mt7986 SoC series. It is based on patch series "Add basic SoC support for mediatek mt7986": https://lore.kernel.org/all/20211014074403.17346-1-sam.shih@mediatek.com/ --- v7 : separate pinctrl part into a single patch series According to the maintainer’s suggestion, this patch splits the previous thread into independent patch series. This patch include clock driver and device tree update Original thread: https://lore.kernel.org/all/20210914085137.31761-1-sam.shih@mediatek.com/ --- Sam Shih (4): dt-bindings: pinctrl: update bindings for MT7986 SoC pinctrl: mediatek: add support for MT7986 SoC arm64: dts: mediatek: add pinctrl support for mt7986a arm64: dts: mediatek: add pinctrl support for mt7986b .../pinctrl/mediatek,mt7986-pinctrl.yaml | 363 +++++++ arch/arm64/boot/dts/mediatek/mt7986a-rfb.dts | 20 + arch/arm64/boot/dts/mediatek/mt7986a.dtsi | 21 + arch/arm64/boot/dts/mediatek/mt7986b.dtsi | 21 + drivers/pinctrl/mediatek/Kconfig | 7 + drivers/pinctrl/mediatek/Makefile | 1 + drivers/pinctrl/mediatek/pinctrl-mt7986.c | 927 ++++++++++++++++++ 7 files changed, 1360 insertions(+) create mode 100644 Documentation/devicetree/bindings/pinctrl/mediatek,mt7986-pinctrl.yaml create mode 100644 drivers/pinctrl/mediatek/pinctrl-mt7986.c -- 2.29.2