Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp4237654pxb; Thu, 14 Oct 2021 01:02:01 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwvQ9nTbwkSzSorF8itVnfXodHrp9XJtMCiTYMPY0K5NgqwPEI2iLtXDZlO/eSYpPL3AOMs X-Received: by 2002:a05:6a00:2449:b0:44c:2221:8c38 with SMTP id d9-20020a056a00244900b0044c22218c38mr3696914pfj.74.1634198521238; Thu, 14 Oct 2021 01:02:01 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1634198521; cv=none; d=google.com; s=arc-20160816; b=qIDbPUPSI36zTS9XYxhagnL1PWCZm8+GC5rJ+j67flvrLT/6rvU+kqq/xbjOGow8xD 8WfLdByHNthI3CNR02sY2yNP8q4zATEq4brlbgpwUyEt6xXy9eThi4xTx3pIdcCBxU1V +K+k/S4bQaWXfv4ImhLQB8WPDpoPUgTfIWTx/MaQu2aWs3cDGdpLdAZMp/qsVIPKFeH3 PwFKYpClFovn8hnv6Yj3K9w3qgBp4VIJXSgt0aoBssuShxMxWnl3s8zlExmqKihHmvIf N8/00XcgxvUoe0mhNal3k/TUyuWh945AjWju1NiYOjfeNp6kuJgy6gXe4BLFsmx+jyGV oD5g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from; bh=IzOHyljOWERx+Eo/LjeZCYAgUtL4ish5OMqp8ydHym0=; b=Tdsy26YaZvioW4HOMDpWbKvq+UDJHRl5Klpnim6ySjNBianxLRbY63fcTv1QYibrNb WWwUEjvoykhnt7equYh6Q0AZZIZNZdsRFhXu6K4sUy3VAwK6JtB/RBm0MHZJOo/NyDhD gnL5U37KY8kwQ7PNmiq3v+nNYfzwqwGe3Pz+EnlsLKYIlKMbRxMsWFK2cqvTgDljsQAJ ObzYFRwi3fMksIWWfd/GP39gb5gAde/VldgaicA3zmaoz1ErjLVGVIqh+ab7FtZvz9uz C+g+XQlKyqRWN45qc3+nVzGI67eEZMfGV8RkZdki4OOYTKjcsyODAd6O2zzJbtXAlB4r Xk+w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id b9si2508757pjh.113.2021.10.14.01.01.48; Thu, 14 Oct 2021 01:02:01 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230199AbhJNIBA (ORCPT + 99 others); Thu, 14 Oct 2021 04:01:00 -0400 Received: from mailgw01.mediatek.com ([60.244.123.138]:50478 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S230155AbhJNIA5 (ORCPT ); Thu, 14 Oct 2021 04:00:57 -0400 X-UUID: 75744d03669044ebb74610f6e066f707-20211014 X-UUID: 75744d03669044ebb74610f6e066f707-20211014 Received: from mtkcas10.mediatek.inc [(172.21.101.39)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1353833495; Thu, 14 Oct 2021 15:58:49 +0800 Received: from mtkexhb02.mediatek.inc (172.21.101.103) by mtkmbs10n1.mediatek.inc (172.21.101.34) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.2.792.15; Thu, 14 Oct 2021 15:58:48 +0800 Received: from mtkcas10.mediatek.inc (172.21.101.39) by mtkexhb02.mediatek.inc (172.21.101.103) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 14 Oct 2021 15:58:48 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas10.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Thu, 14 Oct 2021 15:58:48 +0800 From: Sam Shih To: Linus Walleij , Rob Herring , Matthias Brugger , Sean Wang , , , , , CC: John Crispin , Ryder Lee , "Sam Shih" Subject: [PATCH v7 3/4] arm64: dts: mediatek: add pinctrl support for mt7986a Date: Thu, 14 Oct 2021 15:58:35 +0800 Message-ID: <20211014075836.17681-4-sam.shih@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20211014075836.17681-1-sam.shih@mediatek.com> References: <20211014075836.17681-1-sam.shih@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add mt7986a pinctrl node, and update pinmux setting for mt7986a Signed-off-by: Sam Shih --- arch/arm64/boot/dts/mediatek/mt7986a-rfb.dts | 20 +++++++++++++++++++ arch/arm64/boot/dts/mediatek/mt7986a.dtsi | 21 ++++++++++++++++++++ 2 files changed, 41 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt7986a-rfb.dts b/arch/arm64/boot/dts/mediatek/mt7986a-rfb.dts index 5348fc427463..0a54b1ed4fce 100644 --- a/arch/arm64/boot/dts/mediatek/mt7986a-rfb.dts +++ b/arch/arm64/boot/dts/mediatek/mt7986a-rfb.dts @@ -26,9 +26,29 @@ &uart0 { }; &uart1 { + pinctrl-names = "default"; + pinctrl-0 = <&uart1_pins>; status = "okay"; }; &uart2 { + pinctrl-names = "default"; + pinctrl-0 = <&uart2_pins>; status = "okay"; }; + +&pio { + uart1_pins: uart1-pins { + mux { + function = "uart"; + groups = "uart1"; + }; + }; + + uart2_pins: uart2-pins { + mux { + function = "uart"; + groups = "uart2"; + }; + }; +}; diff --git a/arch/arm64/boot/dts/mediatek/mt7986a.dtsi b/arch/arm64/boot/dts/mediatek/mt7986a.dtsi index a8cf0eb79688..c59a27aa86e2 100644 --- a/arch/arm64/boot/dts/mediatek/mt7986a.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt7986a.dtsi @@ -128,6 +128,27 @@ apmixedsys: apmixedsys@1001e000 { #clock-cells = <1>; }; + pio: pinctrl@1001f000 { + compatible = "mediatek,mt7986a-pinctrl"; + reg = <0 0x1001f000 0 0x1000>, + <0 0x11c30000 0 0x1000>, + <0 0x11c40000 0 0x1000>, + <0 0x11e20000 0 0x1000>, + <0 0x11e30000 0 0x1000>, + <0 0x11f00000 0 0x1000>, + <0 0x11f10000 0 0x1000>, + <0 0x1000b000 0 0x1000>; + reg-names = "gpio", "iocfg_rt", "iocfg_rb", "iocfg_lt", + "iocfg_lb", "iocfg_tr", "iocfg_tl", "eint"; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&pio 0 0 100>; + interrupt-controller; + interrupts = ; + interrupt-parent = <&gic>; + #interrupt-cells = <2>; + }; + sgmiisys0: syscon@10060000 { compatible = "mediatek,mt7986-sgmiisys_0", "syscon"; -- 2.29.2