Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp4576179pxb; Thu, 14 Oct 2021 07:56:23 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxZO/rkZlCEpHuQQrmzXeyiJ+mgPyOqBZwcwjiIuNt1FOeUgjpvUylVdgUiwA80qlo42Qm6 X-Received: by 2002:a17:907:1b16:: with SMTP id mp22mr4321309ejc.503.1634223382910; Thu, 14 Oct 2021 07:56:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1634223382; cv=none; d=google.com; s=arc-20160816; b=GkJEsD/5h7TXur78BBbn9fJk9qSd96I41QH9k8wa+pNhMeNWy0cjlxc1Oa4nt4j8YN cjgw+H9TwdTKhsP7er8fW2RLl1QOL1YLIHKKlPXZVefKwuf27ug8oWECOlSVyXbZth4F jLsS8boRqKi3ktLygnrOQFapejABBwnNnYb+0yPcUsBSYpfYWIeZZtshDAASN7Cqs/pg z4iZl49ZXTUzr2Kvo/1lEFCxI7HfsIsRZ3LC2S8E8ngw794TiG/Sy2Wt349z9UkYALmM BHtCbDKOZS41vkVsMm6jyLmtjc0U7/vvf5qNoLMN4FhXp1Rs3IUpJyJvoOpt/EjQPgq5 1CMQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=WVQGMuJie8wi8y+oVjessFiNPe/rcZJlGZsyVSDq4UQ=; b=EDfzJkFFa39LIuYFYLdnZIAfuD1CMX7a1JtE4MGgQBGlRMKcbEfXhvUg1jmd7q7HHe nHRbdndHs66/9oFJpLQD1eb8hC/dRHcDMNkRwzhGH6zfEtaxigq8sxz6YZ+t/LQxH+90 zKnHm9tAcByiAqe64Fodrq9gwkwyVdBz/F/H8IrKKKOR+7PhC8cbLPjsWyay8EGjHIQN 6Xma+MDbZotURmcFhWvUwtnWPuaaha0PYM8lWIy1Z5zlhnlU0cLD/076S/7l3gadbaEv qIKc/ljPPtlWF3183X6qaEZUmB5OMUVG3oCBrEFvn1+ZouX4ORxiPV3sEvgDyjdl5j9v RtXA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="vNV/ttPZ"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id b21si4239683edx.367.2021.10.14.07.55.57; Thu, 14 Oct 2021 07:56:22 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="vNV/ttPZ"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231276AbhJNM6P (ORCPT + 99 others); Thu, 14 Oct 2021 08:58:15 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46646 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231300AbhJNM6O (ORCPT ); Thu, 14 Oct 2021 08:58:14 -0400 Received: from mail-lf1-x12e.google.com (mail-lf1-x12e.google.com [IPv6:2a00:1450:4864:20::12e]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 1B99DC061753 for ; Thu, 14 Oct 2021 05:56:09 -0700 (PDT) Received: by mail-lf1-x12e.google.com with SMTP id p16so26706784lfa.2 for ; Thu, 14 Oct 2021 05:56:08 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=WVQGMuJie8wi8y+oVjessFiNPe/rcZJlGZsyVSDq4UQ=; b=vNV/ttPZQd7Ca+jEUsPVwGgpoatLmRlLf25FSIL8q7z7GeqRVrsehFTMPPoVWDwATo LpKNFNqfEeE9Stjvg0DIPfhwvYILpOaZo2xJgRpC8SXHdTTo703QkEm88pAyxatsgJlt whqFJmXA1ByTmyLYeBgX0x3KstrthnmAh5sfMJZGb1Y955dRf18fWj2gBKvufwieYVnL smnVFyoVgxrJe/JAJ8GWc2HlvTj9FoDHzA7+wdWYkMmZmH63cNAYPdX6p6ARFOA8iEEv p03D/Do0UywxLeVC4cZPreGrPbIKPYUAdpEDa0IvmUzQcH2q9CnodC81pYoA7cx5uHf4 mneg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=WVQGMuJie8wi8y+oVjessFiNPe/rcZJlGZsyVSDq4UQ=; b=nqeqD3H/oZ2FGD66q+haiNuVKEp9EW0GRB1jdhD/wzzmTF6dsR8fSZZ3Pbo+IsQ2+q hv3K3ivpD1ckH9T2mGgygzlUOX7yQKEUOdGvHKSHZjXWX+XfJ7zNbHi7nPVxAszh7zBc PrdySfsZf2AF3qr0PekHrE/jZErYKrWEZ9aovr8PxkC7dRPa3mKNMg26eLQdsPKY1zJx rruyInyptwMCCufzzekGfquem/1j5BTGJu0RFVuBdGFc5PL3d2yKod9qxYq4az1YDacO j6uIzRGz1flTBD1rB9BhIShACOiBRZsTMpIx1IO7w9ZyG1lJA4zP2JcG8A9Mz0pQHYW5 kTQw== X-Gm-Message-State: AOAM530yKPSoDYC1mSNAj3+vzODVYtnaVTbHyVTFFTVCLGSJZ3jTQg1l cptorZP7wItU+FysSg+QEJ1msA9030eJIQ/YwhCndg== X-Received: by 2002:ac2:4157:: with SMTP id c23mr4820927lfi.184.1634216167416; Thu, 14 Oct 2021 05:56:07 -0700 (PDT) MIME-Version: 1.0 References: <20211011165707.138157-1-marcan@marcan.st> <20211011165707.138157-5-marcan@marcan.st> <20211012032144.2ltlpat7orrsyr6k@vireshk-i7> <20211012055143.xmkbvhbnolspgjin@vireshk-i7> In-Reply-To: From: Ulf Hansson Date: Thu, 14 Oct 2021 14:55:30 +0200 Message-ID: Subject: Re: [RFC PATCH 4/9] opp: core: Don't warn if required OPP device does not exist To: Hector Martin Cc: Viresh Kumar , Sibi Sankar , Saravana Kannan , Linux ARM , Alyssa Rosenzweig , Sven Peter , Marc Zyngier , Mark Kettenis , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Viresh Kumar , Nishanth Menon , Catalin Marinas , "Rafael J. Wysocki" , Kevin Hilman , linux-clk , DTML , Linux PM , Linux Kernel Mailing List Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, 14 Oct 2021 at 13:43, Hector Martin wrote: > > On 14/10/2021 18.55, Ulf Hansson wrote: > > Yes, this sounds like you should move away from modeling the memory > > part as a parent genpd for the CPUs' genpd. > > > > As Viresh pointed out, a devfreq driver seems like a better way to do > > this. As a matter of fact, there are already devfreq drivers that do > > this, unless I am mistaken. > > > > It looks like devfreq providers are listening to opp/cpufreq > > notifiers, as to get an indication of when it could make sense to > > change a performance state. > > > > In some cases the devfreq provider is also modeled as an interconnect > > provider, allowing consumers to specify memory bandwidth constraints, > > which may trigger a new performance state to be set for the memory > > controller. > > > > In the tegra case, the memory controller is modelled as an > > interconnect provider and the devfreq node is modelled as an > > interconnect-consumer of the memory controller. Perhaps this can work > > for apple SoCs too? > > I was poking around and noticed the OPP core can already integrate with > interconnect requirements, so perhaps the memory controller can be an > interconnect provider, and the CPU nodes can directly reference it as a > consumer? This seems like a more accurate model of what the hardware > does, and I think I saw some devices doing this already. Yeah, that could work too. And, yes, I agree, it may be a better description of the HW. > > (only problem is I have no idea of the actual bandwidth numbers involved > here... I'll have to run some benchmarks to make sure this isn't just > completely dummy data) > > > > > That said, perhaps as an option to move forward, we can try to get the > > cpufreq pieces solved first. Then as a step on top, add the > > performance scaling for the memory controller? > > Sure; that's a pretty much independent part of this patchset, though I'm > thinking I might as well try some things out for v2 anyway; if it looks > like it'll take longer we can split it out and do just the cpufreq side. In any case, I do my best to help with review. Kind regards Uffe