Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp835422pxb; Fri, 15 Oct 2021 17:41:14 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzdbQsa8OZvtdq/pKfIuxP+BXymJf++hT0ltskfL1GoEkfd5qkK2RPsi5oADPN7HX2G/zU6 X-Received: by 2002:a17:90b:4a47:: with SMTP id lb7mr17178292pjb.1.1634344873910; Fri, 15 Oct 2021 17:41:13 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1634344873; cv=none; d=google.com; s=arc-20160816; b=zFJTvwTOji/pzkNExvaVrNrMSEd23JP16rSbCluQqVThHTRr7+/4Nnrbo8URPrgZYC nR9NvibHVvi4XC0ZdF3WupTvIZWp00HVFvM+hiWS1D0nuvAorF7wSLv8iGcaIvT2hor5 6Kb4e5TgjZ4K3hywtA+4REKP1pEwfM2i1F9YFny9c6xFJnjKNCLLndmSOK1jEm9YTYnY kXh1hSW8IcmnuziWphEXReyWpvh+7rnRtdkOB9GtuAiZTMb1e7RbjipzT60+mBo9gNjZ EaGLRFHJlZIPkjaOafyMpmO6SbrNLRjzoujQ9OuEXPRGH8whly9R4zT5sS8E4Se62PKY jUPA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:ironport-sdr:dkim-signature; bh=zPj2/qUpkfq5Nkz9VYKPRkG0kqkSwb4n2HAK0WJCZxE=; b=hLpZw9EBtC8BpLPe7qbWPugDbw7Uo23nHU7Ku4qXjGa6kkRGrW30PpHytCoRTOCL0r EemIfPpzjprDk3KkR61O1fKoE2caCqPloocgY4V6GW+4UmSslXMsQIg90THbio0g1oGO P8v3MbUOQqD9JQQW+E3bbSXO+ehxocHtB4VTZglR1VZekITkDLm559+kNsaJoKm+kApx tO6QEZAR4fLxdiVOKCjO7oViqLqgewOiX283ZWh9ZF/1WIQX585U5cF4klqHuVmlmsEg xWqfMcYBv0gR1Y25evusqxc/MQwKJUHdU4i36VjvIEGXkCPfXTdZcb/BqYBvO/8CLb+I 6YeA== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@microchip.com header.s=mchp header.b="tbS/Qi3P"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id 15si17921099pjt.0.2021.10.15.17.41.01; Fri, 15 Oct 2021 17:41:13 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=fail header.i=@microchip.com header.s=mchp header.b="tbS/Qi3P"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S239119AbhJOMoa (ORCPT + 99 others); Fri, 15 Oct 2021 08:44:30 -0400 Received: from esa.microchip.iphmx.com ([68.232.154.123]:50441 "EHLO esa.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S239019AbhJOMmK (ORCPT ); Fri, 15 Oct 2021 08:42:10 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1634301604; x=1665837604; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=62ij9G57oyBa2LbZbUA2DQuKc+bkP7u3EcIzSJwqHlQ=; b=tbS/Qi3PwmHUbHWv+6Sj7yktfU2CHcd6YhoGJWyuarhXMSTqneh1nDKB rn0Wz63iw4i0uamLwcK46230ksbJa6YeW41VlELwchuCVQYqJ9Aj6DwLB Q9n2vqqpfWWS8nB9nCY5SXptYXORab7CO8jH/6JUEN7aJfM1TeEmvySBq JPZaTEnCanT33oXf9o+j3wFjxQe+4W4EgIRhVmqwqI+i7xABduhEZxLNo Ejjq2VhGx9kkvHzC+l08nU2QjAYnCoAyHWS/6v4P8kx2i6RmkGmHhCIGF 596+wGalMiVQAKszLar0K2sxEyaokpJv07hNEkIXzSeHI8CEX5WnfoIEE A==; IronPort-SDR: KacCpRsrocVRVtW9UKX13c3xumoF8k8BUQxUjsBKhfAwg9eRqM8yLX9U1niRytGHdwCu98UPuF 7kFtE24C+NppyAVsdgDyNTfASYO8VJt/UU5i8Zk3bzvEV3WLE9aXLehIQTMKxm3iWbI0AsvFOC Z6HDjIzLbrtOM49DfV+q16qu+rVGrSVQbm+ZBjQqCa+GBgpKv9fbluCZUa2laZ6nE4BNztRyHK Jj/+TLTh9Sf1aUAP3bZzk3pU5GKPFwkef+gAPGuB5f9SX2FQQSNQUatcSrTGlGSKRCvNQpbBBZ izRQFnx3mdqozUfYXqoQ3uKO X-IronPort-AV: E=Sophos;i="5.85,375,1624345200"; d="scan'208";a="73070425" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa6.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 15 Oct 2021 05:39:59 -0700 Received: from chn-vm-ex03.mchp-main.com (10.10.85.151) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2176.14; Fri, 15 Oct 2021 05:39:59 -0700 Received: from soft-dev3-1.microsemi.net (10.10.115.15) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server id 15.1.2176.14 via Frontend Transport; Fri, 15 Oct 2021 05:39:57 -0700 From: Horatiu Vultur To: , , , , , , , CC: Horatiu Vultur Subject: [PATCH v3 0/3] Add driver for lan966x Serdes driver Date: Fri, 15 Oct 2021 14:39:17 +0200 Message-ID: <20211015123920.176782-1-horatiu.vultur@microchip.com> X-Mailer: git-send-email 2.33.0 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch serie adds support for Microchip lan966x serdes. The lan966x device which contains this serdes has 8 interfaces, consisting of 2 copper transceivers, 3 Serdes and 2 RGMII interfaces and 2 of the Serdes support QSGMII. The driver add the functionality of "muxing" the interfaces to different switch ports. The following table shows which interfaces can be supported by the port. PortNumber Max Speed Ethernet interface options 0 1Gbps CuPHY, 1G SGMII or QSGMII 1 1Gbps CuPHY, 1G SGMII or QSGMII 2 2.5Gbps 2.5G SGMII, QSGMII, RGMII 3 2.5Gbps 2.5G SGMII, QSGMII, RGMII 4 2.5Gbps 2.5G SGMII, QSGMII 5 1Gbps QSGMII, RGMII 6 1Gbps QSGMII, RGMII 7 1Gbps QSGMII v2->v3: - remove unused includes - add missing '...' in microchip,lan966x-serdes.yaml - rename lan966x-serdes.h to phy-lan966x-serdes.h - Rename CU->PHY and RG->RGMII - update commit message for PATCH 2 v1->v2: - replace the regmap with iomem - update DT bindings Horatiu Vultur (3): dt-bindings: phy: Add lan966x-serdes binding dt-bindings: phy: Add constants for lan966x serdes phy: Add lan966x ethernet serdes PHY driver .../phy/microchip,lan966x-serdes.yaml | 45 ++ drivers/phy/microchip/Kconfig | 8 + drivers/phy/microchip/Makefile | 1 + drivers/phy/microchip/lan966x_serdes.c | 540 ++++++++++++++++++ drivers/phy/microchip/lan966x_serdes_regs.h | 482 ++++++++++++++++ include/dt-bindings/phy/phy-lan966x-serdes.h | 14 + 6 files changed, 1090 insertions(+) create mode 100644 Documentation/devicetree/bindings/phy/microchip,lan966x-serdes.yaml create mode 100644 drivers/phy/microchip/lan966x_serdes.c create mode 100644 drivers/phy/microchip/lan966x_serdes_regs.h create mode 100644 include/dt-bindings/phy/phy-lan966x-serdes.h -- 2.33.0