Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
From:   Sean Anderson <sean.anderson@seco.com>
To:     linux-pwm@vger.kernel.org, devicetree@vger.kernel.org,
        Thierry Reding <thierry.reding@gmail.com>
Cc:     Lee Jones <lee.jones@linaro.org>,
        =?UTF-8?q?Uwe=20Kleine-K=C3=B6nig?= 
        <u.kleine-koenig@pengutronix.de>, michal.simek@xilinx.com,
        linux-arm-kernel@lists.infradead.org,
        Alvaro Gamez <alvaro.gamez@hazent.com>,
        linux-kernel@vger.kernel.org,
        Sean Anderson <sean.anderson@seco.com>,
        Rob Herring <robh@kernel.org>
Subject: [PATCH v8 2/3] dt-bindings: pwm: Add Xilinx AXI Timer
Date:   Fri, 15 Oct 2021 15:00:24 -0400
Message-Id: <20211015190025.409426-2-sean.anderson@seco.com>
In-Reply-To: <20211015190025.409426-1-sean.anderson@seco.com>
References: <20211015190025.409426-1-sean.anderson@seco.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?f0M73Gn2+Z9PdQv8pEQrKk9VxlrD5vpPTAkNk9ic6uyxLPcWQmfL/6nMWCVi?=
 =?us-ascii?Q?2zHeb1lwRxMkQ/SByVf6jkOXiNisNkQS7kCI8tMQtL8qNTgEP62EjDDZNg+S?=
 =?us-ascii?Q?H9Ef+TLuJkuxyYSD14iQTn1QKdd2zA84Yr/+lABt94TF2CBPF/2brAzccipL?=
 =?us-ascii?Q?GLVAABQvaA4RHBbYEaA8Rfrb8ekG8mhuRuw2lN5fFajXbganSTzywMMV0YUF?=
 =?us-ascii?Q?sbvGYELyIzBR4uOpHi5v8d+99yqViHnPdkP7WCVdB4qFUfsaT89WhyDMSSE+?=
 =?us-ascii?Q?D1CqsqdhI9khDCwvMbpQiyRN2Cb9ppYoDbTNREe7PjuRD56WJl+G5mXKHP2K?=
 =?us-ascii?Q?lJtvs2iXlLkpjeauNZApZBE3Qv7tJSLG2UhUouP77MtP/7Vm8V3j3ZyYo1j4?=
 =?us-ascii?Q?ZqxCIgCKvk1rq0yd96UWN8YvWCjgcU/UxA+Pt6AcnneM+UVVA9smBGW6AElr?=
 =?us-ascii?Q?/IAuswYjfj+DIGx9ggCHVaWTR4DtxqxJtL4nkn4UbMIRsCqYiqeN9RwoYYkR?=
 =?us-ascii?Q?/wHNtDDwecL1rfF64A0fzeZkVYytTAHuOBPRdc4+2bS1E84zDmb5fXCh3MEd?=
 =?us-ascii?Q?/J0Y6qsyU78JlOQgVl28LHozwvAs12zFn1iYz1x/X4Sppo3Q6N25WHAk4UqE?=
 =?us-ascii?Q?JXYa35eQPF/3MwtxkhI8Gn9HEIlp5vy49Zdmj0CsFI8I7lSK5wZLVHcnr4NX?=
 =?us-ascii?Q?fgZGEjC5BSwJnFQc60vfYNdpU5nJKXYdeK3s6b30idEdmxcXASZp6ii/Iti/?=
 =?us-ascii?Q?emR4QvlNLNBEL+B4lmi2xSOzOzOGFoJbRBhjFd3qg+49RwgUc8lOxZ5l7FKl?=
 =?us-ascii?Q?z/t+1c7eCj0S4AMw3merxqcVCYW2SfMDgaM0VnVqJ4iugHhubbq6ZnKkDuOA?=
 =?us-ascii?Q?nEIBCe+AIhSvIAPFuEsz8YXUqZ9Q3yeSMOyI8J4YoshCZHLGr3UDmY+DjYX0?=
 =?us-ascii?Q?dj/f2gK1WEjdv5Lf7HndrcD/T8B0F1KNFOq9zF7pyAJhkzBf69NeIyHQJ8WP?=
 =?us-ascii?Q?6xOsGokRwB+/3XHa3St0/uGC3fqDN6sls0N6iY6dHT3BasR/ZeS+Pe5j96Fd?=
 =?us-ascii?Q?m0AG/wnaiWsZzcR/bzsnsRQ5KssS2CTpuyX2ShJ8JedgbO+tRGaX+CE1Sxao?=
 =?us-ascii?Q?15W/VUv8niIi56bOOxhq78GczEq8Us3bWGpkKiaFhxAYwkYsSUkSD4mfwgeE?=
 =?us-ascii?Q?xxHqm1Z9vIJ+turxhJLG6dQXsgThDCi4VpjWsm+YzWLcH6C6SVaP5WxXzoqF?=
 =?us-ascii?Q?xg9bKeWoGaUmncKK1j22a0loG5fbklOoaArudlrdz4etit0bYyD+iRWTBxxP?=
 =?us-ascii?Q?vTBiPYhmkQEMgf9xMHifgXM9?=
X-OriginatorOrg: seco.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 682fd9fd-75e9-4047-18f8-08d9900e1ac0
X-MS-Exchange-CrossTenant-AuthSource: DB7PR03MB4523.eurprd03.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 15 Oct 2021 19:00:50.3873
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: bebe97c3-6438-442e-ade3-ff17aa50e733
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: V67NqNtJaHpzk8hgz7O+35OwxYZgI3zymfxXjUtD795Vcl6ko0G2Hve1pvwNf/3YXsD1Tb5XL0JDnNE1SPvKmQ==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DBBPR03MB6905
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

This adds a binding for the Xilinx LogiCORE IP AXI Timer. This device is a
"soft" block, so it has some parameters which would not be configurable in
most hardware. This binding is usually automatically generated by Xilinx's
tools, so the names and values of some properties should be kept as they
are, if possible. In addition, this binding is already in the kernel at
arch/microblaze/boot/dts/system.dts, and in user software such as QEMU.

The existing driver uses the clock-frequency property, or alternatively the
/cpus/timebase-frequency property as its frequency input. Because these
properties are deprecated, they have not been included with this schema.
All new bindings should use the clocks/clock-names properties to specify
the parent clock.

Because we need to init timer devices so early in boot, we determine if we
should use the PWM driver or the clocksource/clockevent driver by the
presence/absence, respectively, of #pwm-cells. Because both counters are
used by the PWM, there is no need for a separate property specifying which
counters are to be used for the PWM.

Signed-off-by: Sean Anderson <sean.anderson@seco.com>
---

Changes in v8:
- Set additionalProperties: false

Changes in v7:
- Add #pwm-cells to properties
- Document why additionalProperties is true

Changes in v6:
- Enumerate possible counter widths
- Fix incorrect schema id

Changes in v5:
- Add example for timer binding
- Fix indentation lint
- Move schema into the timer directory
- Remove xlnx,axi-timer-2.0 compatible string
- Update commit message to reflect revisions

Changes in v4:
- Make some properties optional for clocksource drivers
- Predicate PWM driver on the presence of #pwm-cells
- Remove references to generate polarity so this can get merged

Changes in v3:
- Add an example with non-deprecated properties only.
- Add xlnx,pwm and xlnx,gen?-active-low properties.
- Make newer replacement properties mutually-exclusive with what they
  replace
- Mark all boolean-as-int properties as deprecated

Changes in v2:
- Use 32-bit addresses for example binding

 .../bindings/timer/xlnx,xps-timer.yaml        | 92 +++++++++++++++++++
 1 file changed, 92 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/timer/xlnx,xps-timer.yaml

diff --git a/Documentation/devicetree/bindings/timer/xlnx,xps-timer.yaml b/Documentation/devicetree/bindings/timer/xlnx,xps-timer.yaml
new file mode 100644
index 000000000000..dd168d41d2e0
--- /dev/null
+++ b/Documentation/devicetree/bindings/timer/xlnx,xps-timer.yaml
@@ -0,0 +1,92 @@
+# SPDX-License-Identifier: GPL-2.0 OR BSD-2-Clause
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/timer/xlnx,xps-timer.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Xilinx LogiCORE IP AXI Timer Device Tree Binding
+
+maintainers:
+  - Sean Anderson <sean.anderson@seco.com>
+
+properties:
+  compatible:
+    contains:
+      const: xlnx,xps-timer-1.00.a
+
+  clocks:
+    maxItems: 1
+
+  clock-names:
+    const: s_axi_aclk
+
+  interrupts:
+    maxItems: 1
+
+  reg:
+    maxItems: 1
+
+  '#pwm-cells': true
+
+  xlnx,count-width:
+    $ref: /schemas/types.yaml#/definitions/uint32
+    enum: [8, 16, 32]
+    default: 32
+    description:
+      The width of the counter(s), in bits.
+
+  xlnx,one-timer-only:
+    $ref: /schemas/types.yaml#/definitions/uint32
+    enum: [ 0, 1 ]
+    description:
+      Whether only one timer is present in this block.
+
+required:
+  - compatible
+  - reg
+  - xlnx,one-timer-only
+
+allOf:
+  - if:
+      required:
+        - '#pwm-cells'
+    then:
+      allOf:
+        - required:
+            - clocks
+        - properties:
+            xlnx,one-timer-only:
+              const: 0
+    else:
+      required:
+        - interrupts
+  - if:
+      required:
+        - clocks
+    then:
+      required:
+        - clock-names
+
+additionalProperties: false
+
+examples:
+  - |
+    timer@800e0000 {
+        clock-names = "s_axi_aclk";
+        clocks = <&zynqmp_clk 71>;
+        compatible = "xlnx,xps-timer-1.00.a";
+        reg = <0x800e0000 0x10000>;
+        interrupts = <0 39 2>;
+        xlnx,count-width = <16>;
+        xlnx,one-timer-only = <0x0>;
+    };
+
+    timer@800f0000 {
+        #pwm-cells = <0>;
+        clock-names = "s_axi_aclk";
+        clocks = <&zynqmp_clk 71>;
+        compatible = "xlnx,xps-timer-1.00.a";
+        reg = <0x800e0000 0x10000>;
+        xlnx,count-width = <32>;
+        xlnx,one-timer-only = <0x0>;
+    };
-- 
2.25.1