Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
From:   Xin Ji <xji@analogixsemi.com>
To:     xji@analogixsemi.com
Cc:     airlied@linux.ie, bliang@analogixsemi.com, broonie@kernel.org,
        daniel@ffwll.ch, devicetree@vger.kernel.org,
        dri-devel@lists.freedesktop.org, drinkcat@google.com,
        hsinyi@chromium.org, laurent.pinchart+renesas@ideasonboard.com,
        linux-kernel@vger.kernel.org, mripard@kernel.org,
        ricardo.canuelo@collabora.com, robh+dt@kernel.org,
        sam@ravnborg.org, span@analogixsemi.com, zhenli@analogixsemi.com
Subject: [PATCH v11 1/4] dt-bindings:drm/bridge:anx7625:add vendor define
Date:   Mon, 18 Oct 2021 11:03:23 +0800
Message-Id: <20211018030323.2055114-1-xji@analogixsemi.com>
In-Reply-To: <e5f8aed7556535aeaf07b148bdbca7f5aec28203.1628161369.git.xji@analogixsemi.com>
References: <e5f8aed7556535aeaf07b148bdbca7f5aec28203.1628161369.git.xji@analogixsemi.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?fuNJNN56z5R6+YO6WEiDN9Yh/7DarZ8UAVkqPFIvrlgTqITWr2Le/qmkBjo8?=
 =?us-ascii?Q?aEt9x/2yCxUA1iIhY9QipURcwZ9Lr1s+06YU6aLTRPkJybBDotOzXKwhvemN?=
 =?us-ascii?Q?eKEbKqTVKMVxNHfzONl59g6qTMT3XYO72uVjok1rDdlH6SJZKjw4pgeZAClB?=
 =?us-ascii?Q?zzhWFQybHBpm6giN3JX8urRHpkblrQJV+SagFRas2wHSfKNrK7Mv77+/33W9?=
 =?us-ascii?Q?JbZXj03JWW659asEAeujN5hfQIPbQpzbHXgGwuWw/ZlOoP2F3uEldco46Nn8?=
 =?us-ascii?Q?9mEyoR3qQ3B1HQrjUOhEKdapK1Vu58FDUx8ssGlsG+S7TfVWv7r+Bcdb8RZ2?=
 =?us-ascii?Q?MpOmtFXARxLrBgPC5NRp/w1XSe7WAqvKFeh/yfxHiJBwHyY3Nbx6W26TMDTp?=
 =?us-ascii?Q?muTaCyGkzqXmE7q/jZX5T2rUozXd1uGKrZyPNPHHiXyn/cS3FHbS2bu7eqQe?=
 =?us-ascii?Q?TS1gYMtqSmVpBk16KzIsmOR8IlqNXJEF2/tl5cyILwrMPs5/9dQJJHAMzdAR?=
 =?us-ascii?Q?8PVDl2018x7mzoRn2i7ELDMVDXSNEpVNHeaeNwThHeZbVDyn8AQJsz6BUet0?=
 =?us-ascii?Q?VdATcpGS4WtpoX28wjKfUuIrGThcZFb9y9ZtWu3PU7mukcUCa4liYnY+PMQ4?=
 =?us-ascii?Q?xZE+cVdP+eE7WsN6nrxeuKImrBQ1WQzj7jwEkBhtZo2ZH4lBLo2BaL/K8Lx+?=
 =?us-ascii?Q?6kvm7yRamH61Y2VtRuF+h7GuAnGg40vB+C+JISvuLVBIkMz00uSfJU02ujy0?=
 =?us-ascii?Q?tF/whboy5FxC8R9youyTL5bYCe/GS23XJocusgf51e8xDwwm3EO6ERkCX1ha?=
 =?us-ascii?Q?f8ECU6pbi6wMTpj37+8osdd69XcP7fU1a2/4y2/hu0gJKV2vRDLE83JOO+zh?=
 =?us-ascii?Q?M2rhivpuhm1h/UM3pp2xoHYdoXeDUHp/xCnpoult65UuwvA2+xmAFP4g8GZW?=
 =?us-ascii?Q?JAlvfKYOQSehmMx28Kh0dgee0cV/VrTJd6Tt/VJ7RC+NrJuJXCSqN4iudvsP?=
 =?us-ascii?Q?EdHVPK6Qsp+OQi5nex3cR+B6nSZS7Tr+Tw6/JIrwaIgKToEnJ7espdbXngCw?=
 =?us-ascii?Q?kfbOHuQdxN4o/0fB/6njI4RGcRrtyveEVwmecp/1Tb1Ezeoe/tCbx7+1VilB?=
 =?us-ascii?Q?GkkX+4Y/jdgy+XNO5kU2KpSooorWIX7HFQJWup33Im1di9fuKOU8wfZ0Z7zS?=
 =?us-ascii?Q?QftPs2vPoTArsqSojbtoHPDCmPVQvdzhelsFvxXTGEMIAJTTeCD9JYteNlYN?=
 =?us-ascii?Q?7MQcMN/U26dHdSLL/iFCXPvrIYs+2cPYyPUrtIccO/c0YsSs/EHyfp7yRX0D?=
 =?us-ascii?Q?vMJbaqCOFZANwPxF0r7bUpUx?=
X-OriginatorOrg: analogixsemi.com
X-MS-Exchange-CrossTenant-Network-Message-Id: a480fe3e-f00b-4931-53e1-08d991e3e893
X-MS-Exchange-CrossTenant-AuthSource: BY5PR04MB6739.namprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 Oct 2021 03:03:49.9679
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: b099b0b4-f26c-4cf5-9a0f-d5be9acab205
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: kbEKIOKvvVuieTdQy53/G1bfJ/PIe4J6zuyf5MNCFPurZkj2GEH1iyihz+iacjPES0qPKgze/r+jd1Nhkwby6w==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: BYAPR04MB3862
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Add 'bus-type' and 'data-lanes' define for port0. Add DP tx lane0,
lane1 swing register setting array, and audio enable flag.

The device which cannot pass DP tx PHY CTS caused by long PCB trace or
embedded MUX, adjusting ANX7625 PHY parameters can pass the CTS test. The
adjusting type include Pre-emphasis, Vp-p, Rterm(Resistor Termination)
and Rsel(Driven Strength). Each lane has maximum 20 registers for
these settings.

Signed-off-by: Xin Ji <xji@analogixsemi.com>
---
 .../display/bridge/analogix,anx7625.yaml      | 65 ++++++++++++++++++-
 1 file changed, 63 insertions(+), 2 deletions(-)

diff --git a/Documentation/devicetree/bindings/display/bridge/analogix,anx7625.yaml b/Documentation/devicetree/bindings/display/bridge/analogix,anx7625.yaml
index ab48ab2f4240..1d3e88daca04 100644
--- a/Documentation/devicetree/bindings/display/bridge/analogix,anx7625.yaml
+++ b/Documentation/devicetree/bindings/display/bridge/analogix,anx7625.yaml
@@ -43,14 +43,70 @@ properties:
   vdd33-supply:
     description: Regulator that provides the supply 3.3V power.
 
+  analogix,lane0-swing:
+    $ref: /schemas/types.yaml#/definitions/uint8-array
+    minItems: 1
+    maxItems: 20
+    description:
+      an array of swing register setting for DP tx lane0 PHY.
+      Registers 0~9 are Swing0_Pre0, Swing1_Pre0, Swing2_Pre0,
+      Swing3_Pre0, Swing0_Pre1, Swing1_Pre1, Swing2_Pre1, Swing0_Pre2,
+      Swing1_Pre2, Swing0_Pre3, they are for [Boost control] and
+      [Swing control] setting.
+      Registers 0~9, bit 3:0 is [Boost control], these bits control
+      post cursor manual, increase the [Boost control] to increase
+      Pre-emphasis value.
+      Registers 0~9, bit 6:4 is [Swing control], these bits control
+      swing manual, increase [Swing control] setting to add Vp-p value
+      for each Swing, Pre.
+      Registers 10~19 are Swing0_Pre0, Swing1_Pre0, Swing2_Pre0,
+      Swing3_Pre0, Swing0_Pre1, Swing1_Pre1, Swing2_Pre1, Swing0_Pre2,
+      Swing1_Pre2, Swing0_Pre3, they are for [R select control] and
+      [R Termination control] setting.
+      Registers 10~19, bit 4:0 is [R select control], these bits are
+      compensation manual, increase it can enhance IO driven strength
+      and Vp-p.
+      Registers 10~19, bit 5:6 is [R termination control], these bits
+      adjust 50ohm impedance of DP tx termination. 00:55 ohm,
+      01:50 ohm(default), 10:45 ohm, 11:40 ohm.
+
+  analogix,lane1-swing:
+    $ref: /schemas/types.yaml#/definitions/uint8-array
+    minItems: 1
+    maxItems: 20
+    description:
+      an array of swing register setting for DP tx lane1 PHY.
+      DP TX lane1 swing register setting same with lane0
+      swing, please refer lane0-swing property description.
+
+  analogix,audio-enable:
+    type: boolean
+    description: let the driver enable audio HDMI codec function or not.
+
   ports:
     $ref: /schemas/graph.yaml#/properties/ports
 
     properties:
       port@0:
-        $ref: /schemas/graph.yaml#/properties/port
+        $ref: /schemas/graph.yaml#/$defs/port-base
+        unevaluatedProperties: false
         description:
-          Video port for MIPI DSI input.
+          MIPI DSI/DPI input.
+
+        properties:
+          endpoint:
+            $ref: /schemas/media/video-interfaces.yaml#
+            type: object
+            additionalProperties: false
+
+            properties:
+              remote-endpoint: true
+
+              bus-type:
+                enum: [1, 5]
+                default: 1
+
+              data-lanes: true
 
       port@1:
         $ref: /schemas/graph.yaml#/properties/port
@@ -87,6 +143,9 @@ examples:
             vdd10-supply = <&pp1000_mipibrdg>;
             vdd18-supply = <&pp1800_mipibrdg>;
             vdd33-supply = <&pp3300_mipibrdg>;
+            analogix,audio-enable;
+            analogix,lane0-swing = /bits/ 8 <0x14 0x54 0x64 0x74>;
+            analogix,lane1-swing = /bits/ 8 <0x14 0x54 0x64 0x74>;
 
             ports {
                 #address-cells = <1>;
@@ -96,6 +155,8 @@ examples:
                     reg = <0>;
                     anx7625_in: endpoint {
                         remote-endpoint = <&mipi_dsi>;
+                        bus-type = <5>;
+                        data-lanes = <0 1 2 3>;
                     };
                 };
 
-- 
2.25.1