Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp2648722pxb; Sun, 17 Oct 2021 21:35:22 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzHfR6AqhESX+YzK9aYPOnsT5bk5/fP7nGYnLTFIVUxenvmnnjdARdF45Ns/LKELtyGpEw4 X-Received: by 2002:a17:90b:1c81:: with SMTP id oo1mr30014561pjb.97.1634531722599; Sun, 17 Oct 2021 21:35:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1634531722; cv=none; d=google.com; s=arc-20160816; b=wbovtbp54Jl++33nNj052COTOPVUbnaTvFYBchxYFigb6+TX+HxIvO0V50zGUGXv5O MGm7YRuyc79p20FLY1yGahXfGNZP5donKQ3Sh54wVEA53Sfpg81/AYrnySmqzn/+WtXL m80QKT46VQSm72kXjLKpgZiWhXog7dRq/nLE0Qn/aTVr96bDDe6bxxYjUwQZ4qZFwJCO JxWwgOVVe2IZgQnyB346CH4zR/PY38E7YHGw7Sm3Rdv3NyCQgNBLS7zE5mCcwgWgq88o gIBDU8CQba0gddgvPkH8Q990I/gzssaPmCIVHvLnfZEHXJ6Xf2/ccgoaOdtEbynD2Ysy 8zOg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=CQ13fktDeUWERref1uPyVaPqCTkiMRqTZLfvTBs7bQc=; b=Lp0d/mBaw4Adtf9JRTjq1vkwtzjkPyW2rdLATEGLnLK8grLgFdaQLTHDimsC+FnnJD 7gehbd/utVpj9Z2w7ikyJXtR++agRItE+2SKOv6uc9qxcZcHfUReX02rSkkXgZHVnoFJ OBdCfu1SxOptJq0I0bCKpU6tTDfwwS4E4V/GEuRlAvCxev20P6iU2VdW/psEsfQZs8De s0oFUsuh5wLw7x85iy63/H/7kRn+4j+jVmLUNj2ZL/clc9xs/Uc6emOJSgtT0sdoUFYD WyeW/IpkcIjJrapsk4MGtGFKvrkoo3d0J5xgTXwKw13KWDYu4oUT2GPAKpE7evVWDvy9 P91Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@marvell.com header.s=pfpt0220 header.b=MVRc5L4x; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=REJECT dis=NONE) header.from=marvell.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id i4si17890408plb.86.2021.10.17.21.35.09; Sun, 17 Oct 2021 21:35:22 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@marvell.com header.s=pfpt0220 header.b=MVRc5L4x; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=REJECT dis=NONE) header.from=marvell.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230170AbhJREXD (ORCPT + 99 others); Mon, 18 Oct 2021 00:23:03 -0400 Received: from mx0a-0016f401.pphosted.com ([67.231.148.174]:55242 "EHLO mx0b-0016f401.pphosted.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S230099AbhJREXA (ORCPT ); Mon, 18 Oct 2021 00:23:00 -0400 Received: from pps.filterd (m0045849.ppops.net [127.0.0.1]) by mx0a-0016f401.pphosted.com (8.16.1.2/8.16.1.2) with SMTP id 19I3nuvK024810; Sun, 17 Oct 2021 21:20:42 -0700 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-type; s=pfpt0220; bh=CQ13fktDeUWERref1uPyVaPqCTkiMRqTZLfvTBs7bQc=; b=MVRc5L4x1QkMngvN0+hsXSl7Dni5nCjJXUi1GFs35Bbb5pXh4YY2x5zzelMDrlAD2NR5 fwdpGyDEzlmZAIsDYDv7AJ7/czmqZZ4YKrt+r+SUyZz6yk1f54bFRW5DrZPCfoCNfwtb 2/Lhlt2z+m0KzWGZrsodjCEPt1MgyaXSJdZlgTd2guDLbPAgOycbCV1DknkNblKeNyVt SVnHYtolwfqZPof2JATX0E2Ta4Qtg1xmzl762OBrUo5daBf/Ptg+pfCg/5sZwmZk9BQg 6tuWd1sXz7Fqz9Pl6WVx+ryfobmcDgHtXB9X/fOOLgGSkgy9zEuEq9tJMadaWFJDZZAC Aw== Received: from dc5-exch02.marvell.com ([199.233.59.182]) by mx0a-0016f401.pphosted.com with ESMTP id 3bs1bug2ne-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NOT); Sun, 17 Oct 2021 21:20:42 -0700 Received: from DC5-EXCH02.marvell.com (10.69.176.39) by DC5-EXCH02.marvell.com (10.69.176.39) with Microsoft SMTP Server (TLS) id 15.0.1497.18; Sun, 17 Oct 2021 21:20:40 -0700 Received: from bbhushan2.marvell.com (10.69.176.80) by DC5-EXCH02.marvell.com (10.69.176.39) with Microsoft SMTP Server id 15.0.1497.18 via Frontend Transport; Sun, 17 Oct 2021 21:20:37 -0700 From: Bharat Bhushan To: , , , , , , , CC: Bharat Bhushan Subject: [PATCH v5 4/4] perf/marvell: cn10k DDR perf event core ownership Date: Mon, 18 Oct 2021 09:50:15 +0530 Message-ID: <20211018042015.25151-5-bbhushan2@marvell.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20211018042015.25151-1-bbhushan2@marvell.com> References: <20211018042015.25151-1-bbhushan2@marvell.com> MIME-Version: 1.0 Content-Type: text/plain X-Proofpoint-GUID: GVXCYxzV-eFgGF_53dz6dNGUhKShxtn4 X-Proofpoint-ORIG-GUID: GVXCYxzV-eFgGF_53dz6dNGUhKShxtn4 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.182.1,Aquarius:18.0.790,Hydra:6.0.425,FMLib:17.0.607.475 definitions=2021-10-18_01,2021-10-14_02,2020-04-07_01 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org As DDR perf event counters are not per core, so they should be accessed only by one core at a time. Select new core when previously owning core is going offline. Signed-off-by: Bharat Bhushan --- v1->v2->v3->v4->v5: - No Change drivers/perf/marvell_cn10k_ddr_pmu.c | 50 ++++++++++++++++++++++++++-- include/linux/cpuhotplug.h | 1 + 2 files changed, 49 insertions(+), 2 deletions(-) diff --git a/drivers/perf/marvell_cn10k_ddr_pmu.c b/drivers/perf/marvell_cn10k_ddr_pmu.c index 21fccb9090c5..bef0cee3a46a 100644 --- a/drivers/perf/marvell_cn10k_ddr_pmu.c +++ b/drivers/perf/marvell_cn10k_ddr_pmu.c @@ -129,6 +129,7 @@ struct cn10k_ddr_pmu { int active_events; struct perf_event *events[DDRC_PERF_NUM_COUNTERS]; struct hrtimer hrtimer; + struct hlist_node node; }; #define to_cn10k_ddr_pmu(p) container_of(p, struct cn10k_ddr_pmu, pmu) @@ -610,6 +611,24 @@ static enum hrtimer_restart cn10k_ddr_pmu_timer_handler(struct hrtimer *hrtimer) return HRTIMER_RESTART; } +static int cn10k_ddr_pmu_offline_cpu(unsigned int cpu, struct hlist_node *node) +{ + struct cn10k_ddr_pmu *pmu = hlist_entry_safe(node, struct cn10k_ddr_pmu, + node); + unsigned int target; + + if (cpu != pmu->cpu) + return 0; + + target = cpumask_any_but(cpu_online_mask, cpu); + if (target >= nr_cpu_ids) + return 0; + + perf_pmu_migrate_context(&pmu->pmu, cpu, target); + pmu->cpu = target; + return 0; +} + static int cn10k_ddr_perf_probe(struct platform_device *pdev) { struct cn10k_ddr_pmu *ddr_pmu; @@ -661,18 +680,31 @@ static int cn10k_ddr_perf_probe(struct platform_device *pdev) hrtimer_init(&ddr_pmu->hrtimer, CLOCK_MONOTONIC, HRTIMER_MODE_REL); ddr_pmu->hrtimer.function = cn10k_ddr_pmu_timer_handler; + cpuhp_state_add_instance_nocalls( + CPUHP_AP_PERF_ARM_MARVELL_CN10K_DDR_ONLINE, + &ddr_pmu->node); + ret = perf_pmu_register(&ddr_pmu->pmu, name, -1); if (ret) - return ret; + goto error; pr_info("CN10K DDR PMU Driver for ddrc@%llx\n", res->start); return 0; +error: + cpuhp_state_remove_instance_nocalls( + CPUHP_AP_PERF_ARM_MARVELL_CN10K_DDR_ONLINE, + &ddr_pmu->node); + return ret; } static int cn10k_ddr_perf_remove(struct platform_device *pdev) { struct cn10k_ddr_pmu *ddr_pmu = platform_get_drvdata(pdev); + cpuhp_state_remove_instance_nocalls( + CPUHP_AP_PERF_ARM_MARVELL_CN10K_DDR_ONLINE, + &ddr_pmu->node); + perf_pmu_unregister(&ddr_pmu->pmu); return 0; } @@ -695,12 +727,26 @@ static struct platform_driver cn10k_ddr_pmu_driver = { static int __init cn10k_ddr_pmu_init(void) { - return platform_driver_register(&cn10k_ddr_pmu_driver); + int ret; + + ret = cpuhp_setup_state_multi( + CPUHP_AP_PERF_ARM_MARVELL_CN10K_DDR_ONLINE, + "perf/marvell/cn10k/ddr:online", NULL, + cn10k_ddr_pmu_offline_cpu); + if (ret) + return ret; + + ret = platform_driver_register(&cn10k_ddr_pmu_driver); + if (ret) + cpuhp_remove_multi_state( + CPUHP_AP_PERF_ARM_MARVELL_CN10K_DDR_ONLINE); + return ret; } static void __exit cn10k_ddr_pmu_exit(void) { platform_driver_unregister(&cn10k_ddr_pmu_driver); + cpuhp_remove_multi_state(CPUHP_AP_PERF_ARM_MARVELL_CN10K_DDR_ONLINE); } module_init(cn10k_ddr_pmu_init); diff --git a/include/linux/cpuhotplug.h b/include/linux/cpuhotplug.h index 832d8a74fa59..a4b521f12b58 100644 --- a/include/linux/cpuhotplug.h +++ b/include/linux/cpuhotplug.h @@ -227,6 +227,7 @@ enum cpuhp_state { CPUHP_AP_PERF_ARM_QCOM_L3_ONLINE, CPUHP_AP_PERF_ARM_APM_XGENE_ONLINE, CPUHP_AP_PERF_ARM_CAVIUM_TX2_UNCORE_ONLINE, + CPUHP_AP_PERF_ARM_MARVELL_CN10K_DDR_ONLINE, CPUHP_AP_PERF_POWERPC_NEST_IMC_ONLINE, CPUHP_AP_PERF_POWERPC_CORE_IMC_ONLINE, CPUHP_AP_PERF_POWERPC_THREAD_IMC_ONLINE, -- 2.17.1