Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp2920942pxb; Mon, 18 Oct 2021 04:51:24 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzTJ4f392tJ8tKd2ZtAEAKaWIFVb0wCRWiJCfps7sb5n2IOqL5r/3BBfqi9OgClKzXFXet4 X-Received: by 2002:aa7:cd13:: with SMTP id b19mr3001536edw.219.1634557882963; Mon, 18 Oct 2021 04:51:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1634557882; cv=none; d=google.com; s=arc-20160816; b=HfuDoRrXbbb4b9YN23X+xN9l8TY9kbj+ME57WXcTnTh0pnRkdbToNAq/CV9URHD4/b 7vgCqy3KpW8w01mc/Nw8HuxixjdScxH8oFfePTUpz2Bh6QQuY4Z54ut4CVcsTMFi4R2x P+Co26cO4YIglID6LYv6oK76ZezDd9L4h9UxKlVZx3KCoIcEPfLXGU/jF3PzN28UkoaU xvi27Q+9bHafjfOesIjeA5+h3I3b0epCwWZ8jvKX89XFxDGuZu7DVTpm6b86drOzhSHF xEBylfdiURrpqSu9DDMK10ONIzpCUgjOPFea+ZzpRuwECjskYLYV/z8xniEzARYXz4cN RHDw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from; bh=oJ6myfYjTENsMS494ACYprv4rFgXIi9ygtxQFPiaOW4=; b=EpBcZ12qYCreT5aRkpMYDX4e1pI9kI8YVBsbMD2+tJTZywv++nUzxs2M0XKzsXyBmk qEkEJcfzTpzOHMeMHRIgy7Bf8VYQrDrCidjgB8CZe6jvGKVdKUgzGM2jO5diBvHMMlOZ /ILIZ6tvJSQG5QHzhL7d9Nt3sMX6LAHk8+iT7CM7cqVQVWg6Z7NY+Ll+s+/fCBITbsp7 yoLbstKUIhGzDhK19svVkypkpKm/2ZJb7pbCg1rXGL71g8sT92vrTss0Y+YzhdVFidgW rwNVJQvb64s03F/0I8XQuzBS48Qt26VraFncwaDTP/I2LZ54a5NbnMwbh3RZj9kGVT+Q PF2Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id ry8si19342687ejc.667.2021.10.18.04.50.58; Mon, 18 Oct 2021 04:51:22 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231908AbhJRLu0 (ORCPT + 99 others); Mon, 18 Oct 2021 07:50:26 -0400 Received: from mailgw02.mediatek.com ([210.61.82.184]:38914 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S231695AbhJRLuO (ORCPT ); Mon, 18 Oct 2021 07:50:14 -0400 X-UUID: a5fd770c228642638af435d995f5deaf-20211018 X-UUID: a5fd770c228642638af435d995f5deaf-20211018 Received: from mtkexhb01.mediatek.inc [(172.21.101.102)] by mailgw02.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 812012355; Mon, 18 Oct 2021 19:47:58 +0800 Received: from mtkexhb01.mediatek.inc (172.21.101.102) by mtkmbs07n1.mediatek.inc (172.21.101.16) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Mon, 18 Oct 2021 19:47:57 +0800 Received: from mtkcas10.mediatek.inc (172.21.101.39) by mtkexhb01.mediatek.inc (172.21.101.102) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Mon, 18 Oct 2021 19:47:57 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas10.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Mon, 18 Oct 2021 19:47:57 +0800 From: Sam Shih To: Linus Walleij , Rob Herring , Matthias Brugger , Sean Wang , , , , , CC: John Crispin , Ryder Lee , "Sam Shih" Subject: [PATCH v8 3/4] arm64: dts: mediatek: add pinctrl support for mt7986a Date: Mon, 18 Oct 2021 19:47:38 +0800 Message-ID: <20211018114739.14026-4-sam.shih@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20211018114739.14026-1-sam.shih@mediatek.com> References: <20211018114739.14026-1-sam.shih@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add mt7986a pinctrl node, and update pinmux setting for mt7986a Signed-off-by: Sam Shih --- arch/arm64/boot/dts/mediatek/mt7986a-rfb.dts | 20 +++++++++++++++++++ arch/arm64/boot/dts/mediatek/mt7986a.dtsi | 21 ++++++++++++++++++++ 2 files changed, 41 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt7986a-rfb.dts b/arch/arm64/boot/dts/mediatek/mt7986a-rfb.dts index ca074cf8e578..92e3f59c6cee 100644 --- a/arch/arm64/boot/dts/mediatek/mt7986a-rfb.dts +++ b/arch/arm64/boot/dts/mediatek/mt7986a-rfb.dts @@ -30,9 +30,29 @@ &uart0 { }; &uart1 { + pinctrl-names = "default"; + pinctrl-0 = <&uart1_pins>; status = "okay"; }; &uart2 { + pinctrl-names = "default"; + pinctrl-0 = <&uart2_pins>; status = "okay"; }; + +&pio { + uart1_pins: uart1-pins { + mux { + function = "uart"; + groups = "uart1"; + }; + }; + + uart2_pins: uart2-pins { + mux { + function = "uart"; + groups = "uart2"; + }; + }; +}; diff --git a/arch/arm64/boot/dts/mediatek/mt7986a.dtsi b/arch/arm64/boot/dts/mediatek/mt7986a.dtsi index a8cf0eb79688..c59a27aa86e2 100644 --- a/arch/arm64/boot/dts/mediatek/mt7986a.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt7986a.dtsi @@ -128,6 +128,27 @@ apmixedsys: apmixedsys@1001e000 { #clock-cells = <1>; }; + pio: pinctrl@1001f000 { + compatible = "mediatek,mt7986a-pinctrl"; + reg = <0 0x1001f000 0 0x1000>, + <0 0x11c30000 0 0x1000>, + <0 0x11c40000 0 0x1000>, + <0 0x11e20000 0 0x1000>, + <0 0x11e30000 0 0x1000>, + <0 0x11f00000 0 0x1000>, + <0 0x11f10000 0 0x1000>, + <0 0x1000b000 0 0x1000>; + reg-names = "gpio", "iocfg_rt", "iocfg_rb", "iocfg_lt", + "iocfg_lb", "iocfg_tr", "iocfg_tl", "eint"; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&pio 0 0 100>; + interrupt-controller; + interrupts = ; + interrupt-parent = <&gic>; + #interrupt-cells = <2>; + }; + sgmiisys0: syscon@10060000 { compatible = "mediatek,mt7986-sgmiisys_0", "syscon"; -- 2.29.2