Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp2921338pxb; Mon, 18 Oct 2021 04:51:56 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyqbv5rOICa2Z5VuTPH9PPVcz3+w5WoAGmBinnY+S93FbpN+7kLtMXvTDnHf6k30MJ7+4kM X-Received: by 2002:a50:ce4e:: with SMTP id k14mr370004edj.269.1634557916732; Mon, 18 Oct 2021 04:51:56 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1634557916; cv=none; d=google.com; s=arc-20160816; b=kyfG5UxNOfvMmRql9engHs/6GC2XSw2G8zyod+csBQ+3+Oun7NIFFWxcKXZqJqJXJM Aq2Q8ogXIe/wXEdVsCb0I9sRPPE8KW89wtaxjodO96jUwKfqOSys0ehcB3cDS5dap6jv qtZbxiM9zM/CQcrqowbs9MZ4+IcOptU9wU7HWfHexiCZN1qLs8ew/kucSZR9kZAD5WXe Do24c/0PrYFsKoo4R2W8ENPEwcXxqvXYH/8boFwNS+94Ik9CouKndAi0uRzJWfWkPAhO RAurtjz9GiDuML1AC+sMENyFjnGUc6oFAO+mmvlvJSthF9OvuQae2AZghiTQxW1DnP+j IdmQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=xd+eLavn/OAbaTUz8U8OIXfgw4ZQR8MRRNop7mPNt7k=; b=RJ5f4Pwol5AlNRJfDjAWj02wXAyflN/2IIY7rreSWPPyoiF5Gdv/5Cb9TVaNxSt1ro VoqcY5yedv6YeCQl9Wyp4Aqt8bNrtFdXwHoG0SazlQq6QN4SYcJAbU77E0aMqC9ISYOv SF4zl1iCJUFPpw/mcHx43jrUkuYR1yhroOecRQPfidkekXBrxo0DzovGADNuNYZ9gw1B VBrJd6aZjrZ+wH+fV0Lgn57vFYBZ5rhivfC3XOz2yYTpYQPhpV1M/mDYgzA0hgSpynvC P0hZTClLdZyOvzIOIs8Ji55zZJnlx9nZHga+s48ED4W48NNf+t1mfzX5ndTB7LgHp91h JWKw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id v28si16660798edd.39.2021.10.18.04.51.33; Mon, 18 Oct 2021 04:51:56 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231834AbhJRLuQ (ORCPT + 99 others); Mon, 18 Oct 2021 07:50:16 -0400 Received: from mailgw02.mediatek.com ([210.61.82.184]:38752 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S231865AbhJRLuH (ORCPT ); Mon, 18 Oct 2021 07:50:07 -0400 X-UUID: f34a922b839e4663ab0d83a385939c0d-20211018 X-UUID: f34a922b839e4663ab0d83a385939c0d-20211018 Received: from mtkcas11.mediatek.inc [(172.21.101.40)] by mailgw02.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 2076674163; Mon, 18 Oct 2021 19:47:53 +0800 Received: from mtkcas10.mediatek.inc (172.21.101.39) by mtkmbs10n1.mediatek.inc (172.21.101.34) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.2.792.15; Mon, 18 Oct 2021 19:47:52 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas10.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Mon, 18 Oct 2021 19:47:52 +0800 From: Sam Shih To: Linus Walleij , Rob Herring , Matthias Brugger , Sean Wang , , , , , CC: John Crispin , Ryder Lee , "Sam Shih" Subject: [PATCH v8 0/4] Mediatek MT7986 pinctrl support Date: Mon, 18 Oct 2021 19:47:35 +0800 Message-ID: <20211018114739.14026-1-sam.shih@mediatek.com> X-Mailer: git-send-email 2.18.0 MIME-Version: 1.0 Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 8bit X-MTK: N Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch series add pinctrl support for mediatek mt7986 SoC series. It is based on patch series "Add basic SoC support for mediatek mt7986" https://lore.kernel.org/all/20211018114009.13350-1-sam.shih@mediatek.com/ --- v8: fixed uart node in yaml dts example v7: separate pinctrl part into a single patch series According to the maintainer’s suggestion, this patch splits the previous thread into independent patch series. This patch include clock driver and device tree update Original thread: https://lore.kernel.org/all/20210914085137.31761-1-sam.shih@mediatek.com/ --- Sam Shih (4): dt-bindings: pinctrl: update bindings for MT7986 SoC pinctrl: mediatek: add support for MT7986 SoC arm64: dts: mediatek: add pinctrl support for mt7986a arm64: dts: mediatek: add pinctrl support for mt7986b .../pinctrl/mediatek,mt7986-pinctrl.yaml | 363 +++++++ arch/arm64/boot/dts/mediatek/mt7986a-rfb.dts | 20 + arch/arm64/boot/dts/mediatek/mt7986a.dtsi | 21 + arch/arm64/boot/dts/mediatek/mt7986b.dtsi | 21 + drivers/pinctrl/mediatek/Kconfig | 7 + drivers/pinctrl/mediatek/Makefile | 1 + drivers/pinctrl/mediatek/pinctrl-mt7986.c | 927 ++++++++++++++++++ 7 files changed, 1360 insertions(+) create mode 100644 Documentation/devicetree/bindings/pinctrl/mediatek,mt7986-pinctrl.yaml create mode 100644 drivers/pinctrl/mediatek/pinctrl-mt7986.c -- 2.29.2