Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp3139756pxb; Mon, 18 Oct 2021 08:57:31 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwhYxaDdpqSx+yAwQBZ2qaqmXYeL5tqtC+9jXW7Cn9yhjLlEHZLU+kBUtzfT/k/UnCcIWxZ X-Received: by 2002:a17:906:c18c:: with SMTP id g12mr30573561ejz.458.1634572651284; Mon, 18 Oct 2021 08:57:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1634572651; cv=none; d=google.com; s=arc-20160816; b=weSK8ebFDjZk/LQ1laHolRFZUVK9fWeM8sAnQyCnTgAEySrp47OPgosLxVJnjP+fkf +/OQhPMLtR0hkoP5cKoXah7E7wEb72t8Us+Qt7i+fjDMxSiy5HB00Z6sbFZMOMz2Dxys wopHI9mIGt9RE+TiVfS6s3u43gcK1Cz91jE0/P9z2CDcJY/GplAFrhmT/M5CLqSJ7ona u52Dg9h5+vlV2MymTvCIqyzJe+zW+5feOS23vphSK4UcYtCydxMJQKw7pfLeYVya0Sx6 DfbwNqn23rC8vEagaPzDGZ+tGOLFAdjIBM2Brt/ahzf1NOC78Jpj0TFwSPceeq6rphT+ jS+g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=unERHW1HoExK7cE3TmrUrU9w+tueba1bnwjKQP/MrmM=; b=IJU4oP8aUPehMZeOyab1rcSLH5W0Kjw/H++fpotFn8RgpPHGuVoRx2gMIEIEMcTOgI NJFjJpnLJDfizI3rmcA7u+x+kGk9L5hz60GLWUymL4ORy4pKaIBRHZPqG1J/ZvYiewj1 0yCg4gYi9kHkTTXn9VdoRd9esitGzgw6yFyyqsIReplocrG4zpHoBAV8DKdSYlH5Tov8 TPz5FS+7GeMiX72kkE8fY9DnY05u+UpffmoI+KnkQIz9SmMycluzs1xaiybGRTrXEKhJ HOMpo5IjgpTw2+FEHPs8F8ELQPz93S4AKg1eA5x+0ifrjxbA6DFScvQ2fkJjgbhg2b2d bmcQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="yYzXe/d8"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id hs5si30941085ejc.359.2021.10.18.08.56.55; Mon, 18 Oct 2021 08:57:31 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="yYzXe/d8"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233295AbhJRP4y (ORCPT + 99 others); Mon, 18 Oct 2021 11:56:54 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:40878 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233353AbhJRP4x (ORCPT ); Mon, 18 Oct 2021 11:56:53 -0400 Received: from mail-pf1-x433.google.com (mail-pf1-x433.google.com [IPv6:2607:f8b0:4864:20::433]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3B341C06161C for ; Mon, 18 Oct 2021 08:54:42 -0700 (PDT) Received: by mail-pf1-x433.google.com with SMTP id d5so2204746pfu.1 for ; Mon, 18 Oct 2021 08:54:42 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to; bh=unERHW1HoExK7cE3TmrUrU9w+tueba1bnwjKQP/MrmM=; b=yYzXe/d8BJcusWfEuCzb/wTzoe8bRMuBmHCc/hEvoxuRS5W7IBsGzXbrIyntfL7P3G Y/7v/rmNZd3TvUTpFL7rn8Motk2PMWpoIDHSepO8js3As+c7twHLn0xvY6S8XryB1eed HRY1LjIcfqqeNgMNT2Ovm1Z72/P3s1MnrsgreVMaWF5W0X0Lf1oaT7sGBpkkSqX1OSEj 5nHftpXMmALgJ7/NfqBRR6Xd6GfNcbWo89xeYqO6/iJPQ7kvIZ+ldEK+tCKJyPYND2Kg uCbhC6YPrhp8cX0nuNKjx/fAPoCv6Zqtv9x+9HnEIsmgKt8/SDufFLFdiQtEc5MPVAtd 6n4w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=unERHW1HoExK7cE3TmrUrU9w+tueba1bnwjKQP/MrmM=; b=b1p4gDzJUQzRIPaf0qoJEYaJ7bEsFiwEByNjNjioTme4MRR/AnlEGvx+gksxCzoBo8 qmvArTmPc8SSI1nAESFCqqMLoJIKDR3v/sPRfQEBhtv8t+avGVpSfcRSVKnlR/t4jEYK e5ZLcm16PUjbypZSnm0CM5SWRFHUFczkFJkdXC4uSSLyu8/RVGsurekFsXEPcNg/N86/ rjLNk2frqeDwrFIWgXLbaD0KgPhxGPSsNKpkvLW2NoqXRBMc6LU6GejrZX8mgGUT3sk5 LHvDFp674k7JW+p/Ykxqk3+KbLToK6V8edPCkwcEmbp/+qSJ3RYnqFO+Vp29kkbTdbs/ 6iYA== X-Gm-Message-State: AOAM533VoHoR9efXopNG8JRKB3UlkrQdhIFsNQYt3NyVN2jZi8aQzGMY WjTBxLIcvm5FwD61N+Ht8g8gVg== X-Received: by 2002:a05:6a00:16d2:b029:300:200b:6572 with SMTP id l18-20020a056a0016d2b0290300200b6572mr29338710pfc.62.1634572481766; Mon, 18 Oct 2021 08:54:41 -0700 (PDT) Received: from p14s (S0106889e681aac74.cg.shawcable.net. [68.147.0.187]) by smtp.gmail.com with ESMTPSA id e15sm13119820pfc.134.2021.10.18.08.54.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 18 Oct 2021 08:54:40 -0700 (PDT) Date: Mon, 18 Oct 2021 09:54:38 -0600 From: Mathieu Poirier To: Suzuki K Poulose Cc: will@kernel.org, catalin.marinas@arm.com, anshuman.khandual@arm.com, mike.leach@linaro.org, leo.yan@linaro.org, maz@kernel.org, coresight@lists.linaro.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH v5 15/15] arm64: errata: Enable TRBE workaround for write to out-of-range address Message-ID: <20211018155438.GD3163131@p14s> References: <20211014223125.2605031-1-suzuki.poulose@arm.com> <20211014223125.2605031-16-suzuki.poulose@arm.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20211014223125.2605031-16-suzuki.poulose@arm.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, Oct 14, 2021 at 11:31:25PM +0100, Suzuki K Poulose wrote: > With the TRBE driver workaround available, enable the config symbols > to be built without COMPILE_TEST > > Signed-off-by: Suzuki K Poulose > --- > arch/arm64/Kconfig | 2 -- > 1 file changed, 2 deletions(-) > > diff --git a/arch/arm64/Kconfig b/arch/arm64/Kconfig > index f72fa44d6182..d6383ef05871 100644 > --- a/arch/arm64/Kconfig > +++ b/arch/arm64/Kconfig > @@ -743,7 +743,6 @@ config ARM64_WORKAROUND_TRBE_WRITE_OUT_OF_RANGE > > config ARM64_ERRATUM_2253138 > bool "Neoverse-N2: 2253138: workaround TRBE writing to address out-of-range" > - depends on COMPILE_TEST # Until the CoreSight TRBE driver changes are in > depends on CORESIGHT_TRBE > default y > select ARM64_WORKAROUND_TRBE_WRITE_OUT_OF_RANGE > @@ -762,7 +761,6 @@ config ARM64_ERRATUM_2253138 > > config ARM64_ERRATUM_2224489 > bool "Cortex-A710: 2224489: workaround TRBE writing to address out-of-range" > - depends on COMPILE_TEST # Until the CoreSight TRBE driver changes are in > depends on CORESIGHT_TRBE Reviewed-by: Mathieu Poirier > default y > select ARM64_WORKAROUND_TRBE_WRITE_OUT_OF_RANGE > -- > 2.25.4 >