Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp127106pxb; Mon, 18 Oct 2021 22:32:20 -0700 (PDT) X-Google-Smtp-Source: ABdhPJz2uiStYAIlAEIpRqKlx7PTFWiDvHFMKrbhHpMgX2qPqJnHIuegw/YHg+fCbr1ZFLWx2w48 X-Received: by 2002:a05:6402:10cd:: with SMTP id p13mr6176502edu.214.1634621540661; Mon, 18 Oct 2021 22:32:20 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1634621540; cv=none; d=google.com; s=arc-20160816; b=XRVZXoD0CS7sPHLq2GD1rHPrZjogLNhPfzD/Y+m+46BQ3kQZLLOAL7epHBn2cqivid kYiJfBaT+CWeb4Lpl9wEJWPCn+bJYmlfH2dSA7OifA6B/Y/Vgohic75A/4NguEWHwVvR LauQe1aI1Zgivgkuht2HBOjYjoz47sR7kT0uat/gyq3EakmtCU4OS4u4tX2auUCs0/tx O/O9JACXrEfdciEUYq7qvbiz1Pr2YSiMUELSJrooAUfouR+zBfecTDQPnG2iF/0TxdvP Ob4ScnX99ngF0oih3UyvjTcQPCHZ7wfy/5M0N9pn9JJ4FuKdmo9xrvw6xcdAhQyRmTZT fwcw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=cdkFVgjDJ8+uVmfLIwHM3XZjlTGoRIvGrQjqko0zAxI=; b=I4iqXR5L8oWvXNC9r9JZLrIvEgrpfq1eV7j8qklIFgZMPtiEY4SQoJGJp+Prr6wM/C +udqKyTyQV9cjpOnkvWJx4Iv+grpWtjTOVKNTcSWATBPLsNfbEXcoAGuXluAHMdFLvec R0UItrDz2RlUvyKh7BS3fl1fCWiE37yvZPGD1yByemlMQ1jgcEH2Fj5zk/GGXpV3khQl cvfxrF+Ry3Vq093iDUQt1HcL/SpNO+HcPgcZXaRBgR/UdKwgXi62KYJX2w+0qmEdQTzj 18HhBLZfNQplyjot9rOalTCNTczXYlwV4hdktqzXex6rXW3/v3c7qU+pzi+vqJwWzwrx KYmQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=HCP6eiPb; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id nc22si36389227ejc.370.2021.10.18.22.31.48; Mon, 18 Oct 2021 22:32:20 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=HCP6eiPb; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233215AbhJSFcN (ORCPT + 99 others); Tue, 19 Oct 2021 01:32:13 -0400 Received: from alexa-out.qualcomm.com ([129.46.98.28]:29734 "EHLO alexa-out.qualcomm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229521AbhJSFcL (ORCPT ); Tue, 19 Oct 2021 01:32:11 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; i=@quicinc.com; q=dns/txt; s=qcdkim; t=1634621399; x=1666157399; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version; bh=cdkFVgjDJ8+uVmfLIwHM3XZjlTGoRIvGrQjqko0zAxI=; b=HCP6eiPbjMVN1rBpIHpMTF5OGnAIkEouOAG/yvxb7H8h/NRO2wKPYJOd Mt/0Wv8FW5gGHEicCRMumLjOun+3EbI5QHKITVpj3tnJ2xHmRSx/E2Rl4 QM+AS87byRTetoo2fxLtGTCwFNaPCL+sXPx/WTTfytEG2iIfmPZ3eNm8E w=; Received: from ironmsg07-lv.qualcomm.com ([10.47.202.151]) by alexa-out.qualcomm.com with ESMTP; 18 Oct 2021 22:29:59 -0700 X-QCInternal: smtphost Received: from nalasex01c.na.qualcomm.com ([10.47.97.35]) by ironmsg07-lv.qualcomm.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 18 Oct 2021 22:29:58 -0700 Received: from fenglinw-gv.qualcomm.com (10.80.80.8) by nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.922.7; Mon, 18 Oct 2021 22:29:56 -0700 From: Fenglin Wu To: , , CC: , , , , , "Abhijeet Dharmapurikar" Subject: [PATCH v2 01/10] spmi: pmic-arb: handle spurious interrupt Date: Tue, 19 Oct 2021 13:29:12 +0800 Message-ID: <1634621361-17155-2-git-send-email-quic_fenglinw@quicinc.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1634621361-17155-1-git-send-email-quic_fenglinw@quicinc.com> References: <1634621361-17155-1-git-send-email-quic_fenglinw@quicinc.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01c.na.qualcomm.com (10.47.97.35) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Abhijeet Dharmapurikar Call handle_bad_irq() for handling spurious interrupt. While at it, add an error print in cleanup_irq() for any spurious interrupt which is fired but not having interrupt handler registered. Signed-off-by: Abhijeet Dharmapurikar Signed-off-by: David Collins Signed-off-by: Fenglin Wu --- drivers/spmi/spmi-pmic-arb.c | 17 +++++++++++++---- 1 file changed, 13 insertions(+), 4 deletions(-) diff --git a/drivers/spmi/spmi-pmic-arb.c b/drivers/spmi/spmi-pmic-arb.c index bbbd311..da629cc 100644 --- a/drivers/spmi/spmi-pmic-arb.c +++ b/drivers/spmi/spmi-pmic-arb.c @@ -489,6 +489,8 @@ static void cleanup_irq(struct spmi_pmic_arb *pmic_arb, u16 apid, int id) u8 per = ppid & 0xFF; u8 irq_mask = BIT(id); + dev_err_ratelimited(&pmic_arb->spmic->dev, "%s apid=%d sid=0x%x per=0x%x irq=%d\n", + __func__, apid, sid, per, id); writel_relaxed(irq_mask, pmic_arb->ver_ops->irq_clear(pmic_arb, apid)); if (pmic_arb_write_cmd(pmic_arb->spmic, SPMI_CMD_EXT_WRITEL, sid, @@ -502,10 +504,10 @@ static void cleanup_irq(struct spmi_pmic_arb *pmic_arb, u16 apid, int id) irq_mask, ppid); } -static void periph_interrupt(struct spmi_pmic_arb *pmic_arb, u16 apid) +static int periph_interrupt(struct spmi_pmic_arb *pmic_arb, u16 apid) { unsigned int irq; - u32 status, id; + u32 status, id, handled = 0; u8 sid = (pmic_arb->apid_data[apid].ppid >> 8) & 0xF; u8 per = pmic_arb->apid_data[apid].ppid & 0xFF; @@ -520,7 +522,10 @@ static void periph_interrupt(struct spmi_pmic_arb *pmic_arb, u16 apid) continue; } generic_handle_irq(irq); + handled++; } + + return (handled) ? 0 : -EINVAL; } static void pmic_arb_chained_irq(struct irq_desc *desc) @@ -531,7 +536,7 @@ static void pmic_arb_chained_irq(struct irq_desc *desc) int first = pmic_arb->min_apid >> 5; int last = pmic_arb->max_apid >> 5; u8 ee = pmic_arb->ee; - u32 status, enable; + u32 status, enable, handled = 0; int i, id, apid; chained_irq_enter(chip, desc); @@ -546,10 +551,14 @@ static void pmic_arb_chained_irq(struct irq_desc *desc) enable = readl_relaxed( ver_ops->acc_enable(pmic_arb, apid)); if (enable & SPMI_PIC_ACC_ENABLE_BIT) - periph_interrupt(pmic_arb, apid); + if (periph_interrupt(pmic_arb, apid) == 0) + handled++; } } + if (handled == 0) + handle_bad_irq(desc); + chained_irq_exit(chip, desc); } -- 2.7.4