Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp233287pxb; Wed, 20 Oct 2021 21:02:46 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzoCyRvJeqwyhhgk6fWmugnuZEAdu3l9hODpjikdt9WHFe0pA6xvJMiKhTNFfTyF4CWA8OV X-Received: by 2002:a17:902:b188:b029:11b:1549:da31 with SMTP id s8-20020a170902b188b029011b1549da31mr2934627plr.7.1634788966560; Wed, 20 Oct 2021 21:02:46 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1634788966; cv=none; d=google.com; s=arc-20160816; b=U/y2C2H6YBHrFrYjnzIlCTYVic0fNiew4vb1pQVtuPMcy+oDPmX73RgoXm1WWKrbkE lXT2BudzkTbOoDj5aKTdVxvkLwHfu6IR1k5BLB/E15D1hTfy6w+Q4dAEWFS78FNwd2U3 Xrlhs9X8riqrkcMk6d1pDF7kfmsY468/V8TcYqBPz84J42/9W2wd3+3IrlI+TxNha7mh xM6Dp2lu5sz7kDkJnPCbOOdYDGl932GQolNk6FLKQQqkiA+kOiGQtLH5HrDROfF2tl4Q EUQkLMUt2OMPLJf56x/kTZzibwT+DtoPXcszoIvso1ncijI7B64vofIDhB38fBRmoMBI s+uw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from; bh=RtCY00JoY/TS6qHh6RiukDb/+ZTJAV09VEXU/8X6RkA=; b=yFPs4gwtCHYMlFviFqii1ki4f8QfeXh7DbYypqtlsuefxK5/uet8Yjhf0Lyt4TgLOI mt9SbtBB5HlMtBeCuZdNS2VgBJa7sbjhkZPAVnyXZQILFdk3wZGDeRE3SJOKr2j+ZEQs Q+bSc+XZ+gqZJikjhjaVqqt0QVOrkO1ARaiS9rvxuyJ4eZZ5r/yovc1K6j+smZy/83KX ELWwk+vufCUFeU/KQsQM4F7FS9ckT6C2JF9rZUa4UyMvdnTnDC8FlVD6j/w1qkwNraBT eFi62uzKPMuXGGLTKQ/UC9n+I2MdyojcFdVJ2UFL3XsbGFtY4ZyNUubtDJX+GdtA0pIn gnqw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id j62si5372300pgd.75.2021.10.20.21.02.30; Wed, 20 Oct 2021 21:02:46 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230095AbhJUEBN (ORCPT + 99 others); Thu, 21 Oct 2021 00:01:13 -0400 Received: from mailgw01.mediatek.com ([60.244.123.138]:36206 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S229499AbhJUEBK (ORCPT ); Thu, 21 Oct 2021 00:01:10 -0400 X-UUID: 35260b339a1f44c58170a92662cefb71-20211021 X-UUID: 35260b339a1f44c58170a92662cefb71-20211021 Received: from mtkmbs10n1.mediatek.inc [(172.21.101.34)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 2079470204; Thu, 21 Oct 2021 11:58:51 +0800 Received: from mtkexhb01.mediatek.inc (172.21.101.102) by mtkmbs10n2.mediatek.inc (172.21.101.183) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.2.792.3; Thu, 21 Oct 2021 11:58:50 +0800 Received: from mtkcas10.mediatek.inc (172.21.101.39) by mtkexhb01.mediatek.inc (172.21.101.102) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 21 Oct 2021 11:58:49 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas10.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Thu, 21 Oct 2021 11:58:49 +0800 From: YC Hung To: , , , CC: , , , , , , , , Subject: [PATCH v2 2/2] dt-bindings: dsp: mediatek: Add mt8195 DSP binding support Date: Thu, 21 Oct 2021 11:58:41 +0800 Message-ID: <20211021035841.2365-3-yc.hung@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20211021035841.2365-1-yc.hung@mediatek.com> References: <20211021035841.2365-1-yc.hung@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This describes the mt8195 DSP device tree node. Signed-off-by: YC Hung --- .../bindings/dsp/mtk,mt8195-dsp.yaml | 139 ++++++++++++++++++ 1 file changed, 139 insertions(+) create mode 100644 Documentation/devicetree/bindings/dsp/mtk,mt8195-dsp.yaml diff --git a/Documentation/devicetree/bindings/dsp/mtk,mt8195-dsp.yaml b/Documentation/devicetree/bindings/dsp/mtk,mt8195-dsp.yaml new file mode 100644 index 000000000000..f113f71ca094 --- /dev/null +++ b/Documentation/devicetree/bindings/dsp/mtk,mt8195-dsp.yaml @@ -0,0 +1,139 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/dsp/mtk,mt8195-dsp.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Mediatek mt8195 DSP core + +maintainers: + - YC Hung + +description: | + Some boards from mt8195 contain a DSP core used for + advanced pre- and post- audio processing. +properties: + compatible: + const: mediatek,mt8195-dsp + + reg: + maxItems: 2 + + reg-names: + maxItems: 2 + + interrupts: + maxItems: 1 + + interrupt-names: + maxItems: 1 + + clocks: + items: + - description: mux for audio dsp clock + - description: 26M clock + - description: mux for audio dsp local bus + - description: default audio dsp local bus clock source + - description: clock gate for audio dsp clock + - description: mux for audio dsp access external bus + + clock-names: + items: + - const: adsp_sel + - const: clk26m_ck + - const: audio_local_bus + - const: mainpll_d7_d2 + - const: scp_adsp_audiodsp + - const: audio_h + + power-domains: + maxItems: 1 + + mboxes: + maxItems: 2 + + mbox-names: + description: + Specifies the mailboxes used to communicate with audio DSP + items: + - const: mbox0 + - const: mbox1 + + memory-region: + description: + phandle to a node describing reserved memory (System RAM memory) + used by DSP (see bindings/reserved-memory/reserved-memory.txt) + maxItems: 2 + + sound: + description: + Sound subnode includes ASoC platform, DPTx codec node, and + HDMI codec node. + + type: object + + properties: + mediatek,platform: + $ref: "/schemas/types.yaml#/definitions/phandle" + description: The phandle of MT8195 ASoC platform. + + mediatek,dptx-codec: + $ref: "/schemas/types.yaml#/definitions/phandle" + description: The phandle of MT8195 Display Port Tx codec node. + + mediatek,hdmi-codec: + $ref: "/schemas/types.yaml#/definitions/phandle" + description: The phandle of MT8195 HDMI codec node. + +required: + - compatible + - reg + - reg-names + - interrupts + - interrupt-names + - clocks + - clock-names + - memory-region + - power-domains + - mbox-names + - mboxes + - sound + + +additionalProperties: false + +examples: + - | + #include + #include + adsp: adsp@10803000 { + compatible = "mediatek,mt8195-dsp"; + reg = <0x10803000 0x1000>, + <0x10840000 0x40000>; + reg-names = "cfg", "sram"; + interrupts = ; + interrupt-names = "wdt"; + clocks = <&topckgen 10>, //CLK_TOP_ADSP + <&clk26m>, + <&topckgen 107>, //CLK_TOP_AUDIO_LOCAL_BUS + <&topckgen 136>, //CLK_TOP_MAINPLL_D7_D2 + <&scp_adsp 0>, //CLK_SCP_ADSP_AUDIODSP + <&topckgen 34>; //CLK_TOP_AUDIO_H + clock-names = "adsp_sel", + "clk26m_ck", + "audio_local_bus", + "mainpll_d7_d2", + "scp_adsp_audiodsp", + "audio_h"; + memory-region = <&adsp_dma_mem_reserved>, + <&adsp_mem_reserved>; + power-domains = <&spm 6>; //MT8195_POWER_DOMAIN_ADSP + mbox-names = "mbox0", "mbox1"; + mboxes = <&adsp_mailbox 0>, <&adsp_mailbox 1>; + status = "disabled"; + sound { + mediatek,dptx-codec = <&dp_tx>; + mediatek,hdmi-codec = <&hdmi0>; + mediatek,platform = <&afe>; + }; + }; -- 2.18.0