Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp855645pxb; Thu, 21 Oct 2021 10:44:45 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzySbjHxmdU0Fvj0dI865aeNd3iCB5JZtlx5EArdZH8lL+URR6lemW09TE9E5cSgtntV/MC X-Received: by 2002:a62:6d86:0:b0:448:152d:83a4 with SMTP id i128-20020a626d86000000b00448152d83a4mr7138787pfc.38.1634838284979; Thu, 21 Oct 2021 10:44:44 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1634838284; cv=none; d=google.com; s=arc-20160816; b=Tr7HHg0QLipgRdUEbWUdvn5nCJ5d2teDROQKj/nQ5BU/AaELjL8eS+ymwt507uv+dX fL+/OycpCf6Bod034Dbg0TgklzC2qlUX2xlZHVtW6XmxN6D/vaet1kV1Z4SSnvSTiGb3 TeLntsyN0K4ICs6xaBI9DujJOlCKD3mjJiOAIyU6ayLz1E3FcTJ07UJTZXjgkek661Oa gbhrPFMRCGKoO35N7kQjkNX3kuEYHRIFO65uZO4Stwg+3BUuUbCN/nLNMxz8uumAnj0s quds5R9NbMsr/fdPS1/31COTKLxOGN4+p4u5HDvM1MHunNb1EpLj6g72eJi7Sh4DxrHV dXeA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from:sender :dkim-signature; bh=etaQItRNjj/enFUFDfmsaC1oEhl7tTCegAPe8SqnEa4=; b=Tkzz4TZpS5xTM8f+/DyXu/VMXyd1pWVMlhgCEiJBhUAijiihKeOAB+cFaCZ+8TaCVD KmrSTByg7zYiKM50jjgzxzwTV5EjY1PLT4DXo2w9iA7y+hCR9Ya8t9CIEPBV6440V+pZ aXAyIdUMapJAYDoQkobX24Wn6DbDA0lhPPKOZhb4NNS0qlsbkFt+Oh/Mvm+V/GI+OjLS /G43xcIduL0f35k9m6sAVUq7oQAMUAjQ1kYexQHC+HZzSkoQjjAqijPyOsk5QHOSsWZL AbErkb3kVGE/AmqkvFMrn21bcYIhf05iNKYKrdsjWWCjoOzB+8ehRY8dgp8qrTWJHxBl xdXA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20210112 header.b=eIVkPoB3; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id t11si6403813pgk.290.2021.10.21.10.44.31; Thu, 21 Oct 2021 10:44:44 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20210112 header.b=eIVkPoB3; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232403AbhJURpr (ORCPT + 99 others); Thu, 21 Oct 2021 13:45:47 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57132 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232376AbhJURpE (ORCPT ); Thu, 21 Oct 2021 13:45:04 -0400 Received: from mail-ed1-x535.google.com (mail-ed1-x535.google.com [IPv6:2a00:1450:4864:20::535]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 41094C0613B9; Thu, 21 Oct 2021 10:42:48 -0700 (PDT) Received: by mail-ed1-x535.google.com with SMTP id w19so525922edd.2; Thu, 21 Oct 2021 10:42:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=sender:from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=etaQItRNjj/enFUFDfmsaC1oEhl7tTCegAPe8SqnEa4=; b=eIVkPoB3xWsbjt8wgQz73InY7RH6tRQRCDu7Ulm3xncO1vsHfjLwzLozB0fFeiGBA9 x3y24NKBXtFYw1dMJAnWDKkn2eqf81+XiiVMomxLIyM47wGjiExqCcYURsYpIdZruHG5 qOQR+DTAjT4TGSdsDlvNzMVP03fbTvpYYLld6PwrRx0UhRyUDcfNDXDJJpshWZFxlTS6 No/JOuQnJ4okkX3ZejdvOAWl8m15jK+iPXX+eILFUGuoyazDUXfp9cJsbej1hBr68ZWq vtyf3iTVC4ohJrvBxcQE7iW+XVJrcHIXAK8oJbMB6n8I3mJoVFnZol5eq3Jl/+w1yDFC GQcQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:sender:from:to:cc:subject:date:message-id :in-reply-to:references:mime-version:content-transfer-encoding; bh=etaQItRNjj/enFUFDfmsaC1oEhl7tTCegAPe8SqnEa4=; b=K+9w1nu0q8i7X0JmUzUR7I9zoB+cRIc1QXDvQ9MYZbXDpJsZCW9qS1YhUfIfMZ1Mar jePQ4ga02PiDbUn5u8llnBl5S86cW3tVSsUSMxO37KNFwPzXHfx7OFimqWteeH/fDKjH lPnPupzfu0NMFdGjraGCECRtitDVi9y5uK3HQot1V7vzhdjEZwpW5EPz4qJg+CKz/Wfw VMIbTnFRayt1nZEUEESUQGDfCjuZvWp56XRzeSO/b8OBcBbITobrB4i2mZo2llvwvd4C 953f1D4DHH63KQ5oshzclBNgoC280zW3WDoxflYNssel75sXPHzPoyHSOjzevDgvKV9c 3UdQ== X-Gm-Message-State: AOAM530LuH7MA1We9+MRIDdrv7q+PlmDJLCwAj8ipWgzPTLFmdL9YfbT 90w0oS5qZgZc2ZcsyIvzP7A= X-Received: by 2002:a05:6402:4304:: with SMTP id m4mr9575901edc.326.1634838166756; Thu, 21 Oct 2021 10:42:46 -0700 (PDT) Received: from stitch.. (80.71.140.73.ipv4.parknet.dk. [80.71.140.73]) by smtp.gmail.com with ESMTPSA id h7sm3144847edt.37.2021.10.21.10.42.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 21 Oct 2021 10:42:46 -0700 (PDT) Sender: Emil Renner Berthing From: Emil Renner Berthing To: linux-riscv@lists.infradead.org, devicetree@vger.kernel.org, linux-clk@vger.kernel.org, linux-gpio@vger.kernel.org, linux-serial@vger.kernel.org Cc: Emil Renner Berthing , Palmer Dabbelt , Paul Walmsley , Rob Herring , Michael Turquette , Stephen Boyd , Thomas Gleixner , Marc Zyngier , Philipp Zabel , Linus Walleij , Greg Kroah-Hartman , Daniel Lezcano , Andy Shevchenko , Jiri Slaby , Maximilian Luz , Sagar Kadam , Drew Fustini , Geert Uytterhoeven , Michael Zhu , Fu Wei , Anup Patel , Atish Patra , Matteo Croce , linux-kernel@vger.kernel.org Subject: [PATCH v2 11/16] dt-bindings: pinctrl: Add StarFive JH7100 bindings Date: Thu, 21 Oct 2021 19:42:18 +0200 Message-Id: <20211021174223.43310-12-kernel@esmil.dk> X-Mailer: git-send-email 2.33.1 In-Reply-To: <20211021174223.43310-1-kernel@esmil.dk> References: <20211021174223.43310-1-kernel@esmil.dk> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add bindings for the StarFive JH7100 GPIO/pin controller. Signed-off-by: Emil Renner Berthing --- .../pinctrl/starfive,jh7100-pinctrl.yaml | 274 ++++++++++++++++++ 1 file changed, 274 insertions(+) create mode 100644 Documentation/devicetree/bindings/pinctrl/starfive,jh7100-pinctrl.yaml diff --git a/Documentation/devicetree/bindings/pinctrl/starfive,jh7100-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/starfive,jh7100-pinctrl.yaml new file mode 100644 index 000000000000..342ecd91a3b0 --- /dev/null +++ b/Documentation/devicetree/bindings/pinctrl/starfive,jh7100-pinctrl.yaml @@ -0,0 +1,274 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pinctrl/starfive,jh7100-pinctrl.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: StarFive JH7100 Pin Controller Device Tree Bindings + +maintainers: + - Emil Renner Berthing + - Drew Fustini + +properties: + compatible: + const: starfive,jh7100-pinctrl + + reg: + minItems: 2 + maxItems: 2 + + reg-names: + items: + - const: "gpio" + - const: "padctl" + + clocks: + maxItems: 1 + + resets: + maxItems: 1 + + gpio-controller: true + + "#gpio-cells": + const: 2 + description: | + Number of cells in GPIO specifier. Since the generic GPIO + binding is used, the amount of cells must be specified as 2. + + interrupts: + maxItems: 1 + description: The GPIO parent interrupt. + + interrupt-controller: true + + "#interrupt-cells": + const: 2 + + starfive,signal-group: + description: | + The SoC has a global setting selecting one of 7 different pinmux + configurations of the pads named GPIO[0:63] and FUNC_SHARE[0:141]. After + this global setting is chosen only the 64 "GPIO" pins can be further + muxed by configuring them to be controlled by certain peripherals rather + than software. + Note that in configuration 0 none of GPIOs are routed to pads, and only + in configuration 1 are the GPIOs routed to the pads named GPIO[0:63]. + If this property is not set it defaults to the configuration already + chosen by the earlier boot stages. + $ref: /schemas/types.yaml#/definitions/uint32 + enum: [0, 1, 2, 3, 4, 5, 6] + +required: + - compatible + - reg + - reg-names + - clocks + - gpio-controller + - "#gpio-cells" + - interrupts + - interrupt-controller + - "#interrupt-cells" + +patternProperties: + '-[0-9]*$': + type: object + patternProperties: + '-pins*$': + type: object + description: | + A pinctrl node should contain at least one subnode representing the + pinctrl groups available on the machine. Each subnode will list the + pins it needs, and how they should be configured, with regard to + muxer configuration, bias, input enable/disable, input schmitt + trigger enable/disable, slew-rate and drive strength. + $ref: "/schemas/pinctrl/pincfg-node.yaml" + + properties: + pins: + description: | + The list of pin identifiers that properties in the node apply to. + This should be set using either the PAD_GPIO or PAD_FUNC_SHARE + macro. Either this or "pinmux" has to be specified. + + pinmux: + description: | + The list of GPIO identifiers and their mux settings that + properties in the node apply to. This should be set using the + GPIOMUX macro. Either this or "pins" has to be specified. + + bias-disable: true + + bias-pull-up: + type: boolean + + bias-pull-down: + type: boolean + + drive-strength: + enum: [ 14, 21, 28, 35, 42, 49, 56, 63 ] + + input-enable: true + + input-disable: true + + input-schmitt-enable: true + + input-schmitt-disable: true + + slew-rate: + maximum: 7 + + starfive,strong-pull-up: + description: enable strong pull-up. + type: boolean + + additionalProperties: false + +additionalProperties: false + +examples: + - | + #include + #include + #include + + soc { + #address-cells = <2>; + #size-cells = <2>; + + gpio: pinctrl@11910000 { + compatible = "starfive,jh7100-pinctrl"; + reg = <0x0 0x11910000 0x0 0x10000>, + <0x0 0x11858000 0x0 0x1000>; + reg-names = "gpio", "padctl"; + clocks = <&clkgen JH7100_CLK_GPIO_APB>; + resets = <&clkgen JH7100_RSTN_GPIO_APB>; + interrupts = <32>; + gpio-controller; + #gpio-cells = <2>; + interrupt-controller; + #interrupt-cells = <2>; + starfive,signal-group = <6>; + + gmac_pins_default: gmac-0 { + gtxclk-pins { + pins = ; + bias-pull-up; + drive-strength = <35>; + input-enable; + input-schmitt-enable; + slew-rate = <0>; + }; + miitxclk-pins { + pins = ; + bias-pull-up; + drive-strength = <14>; + input-enable; + input-schmitt-disable; + slew-rate = <0>; + }; + tx-pins { + pins = , + , + , + , + , + , + , + , + ; + bias-disable; + drive-strength = <35>; + input-disable; + input-schmitt-disable; + slew-rate = <0>; + }; + rxclk-pins { + pins = ; + bias-pull-up; + drive-strength = <14>; + input-enable; + input-schmitt-disable; + slew-rate = <6>; + }; + rxer-pins { + pins = ; + bias-pull-up; + drive-strength = <14>; + input-enable; + input-schmitt-disable; + slew-rate = <0>; + }; + rx-pins { + pins = , + , + , + , + , + , + , + , + , + , + , + , + ; + bias-pull-up; + drive-strength = <14>; + input-enable; + input-schmitt-enable; + slew-rate = <0>; + }; + }; + + i2c0_pins_default: i2c0-0 { + i2c-pins { + pinmux = , + ; + bias-disable; /* external pull-up */ + input-enable; + input-schmitt-enable; + }; + }; + + uart3_pins_default: uart3-0 { + rx-pin { + pinmux = ; + bias-pull-up; + input-enable; + input-schmitt-enable; + }; + tx-pin { + pinmux = ; + bias-disable; + input-disable; + input-schmitt-disable; + }; + }; + }; + + gmac { + pinctrl-0 = <&gmac_pins_default>; + pinctrl-names = "default"; + }; + + i2c0 { + pinctrl-0 = <&i2c0_pins_default>; + pinctrl-names = "default"; + }; + + uart3 { + pinctrl-0 = <&uart3_pins_default>; + pinctrl-names = "default"; + }; + }; + +... -- 2.33.1