Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp1673647pxb; Fri, 22 Oct 2021 05:42:22 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwGWcYb/16jg6b3mhcZJI9ZWBMwPdAX2CK4L/0MAHNplGV9F4zX/CWIletCGTb1SRBByVYF X-Received: by 2002:a63:344d:: with SMTP id b74mr9364231pga.142.1634906541979; Fri, 22 Oct 2021 05:42:21 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1634906541; cv=none; d=google.com; s=arc-20160816; b=F+Ju2ddOvmg9zyEo9Ub+pYVmpwnbRFnEhiponO8fuAdRv2Sqg9YD7jUjAptsN6G30r Wj/Hz0oHFvVNRJ5QlpsdRe0XFMs7i0RUnhVjGQIylvZJ9qjAgZIci6AKCIGeH87yxsOv 6rL/5ADeIVaNvF6Flxj03B0sedhtaf0WDz/C9eaxib4u5waj5oHHdr+S3sCVV6uH4wVn Vz9Dw1HyLKWjUAy24SIb28AatiZnFmqJgZJ8tdzrVi+0erb+nj/q1CsPSGCB71G+woTu GCG6er6MB8iqyGYh+u/dSMizOoRUmX3zYVPxLqbIhI41P/KILJdGmASYMLs3PUs65KsY 5MhQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from; bh=z/Xyw97G5tfuNNlq29KBCuzoRdmkiu+oSoVI85tvY94=; b=xdNleopkRsg/J087r35A99v7xzt9FAummadAKFnDGzU0KurlurhAuYUjKyMbtENUYe rdW+F0xmASLBdpQVOsxezKtzAbjrOocdrH0Kk7eSRceeGmQVbF7cBaoP0RNP8jNV/yjE XeiQw89mcY6x/s1KB2dFINvxUaqomTJVWfdWveAOEaMOO/FAvSiuR6Byd6hf6jl+I2BW YnrTRBKTyc843qsJOA9WOnaK2QkbwWhAaLZV+iwuwiBXIrL/z9i5gnYdVCL704You6N/ By9UAZCO6FyeLooPqv+uYxeuWA94CW0+t0lJ+mfUbMNAhpabx8ze3VuwOcrs+kZO+zAK 3a6Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id 13si10823843pgb.551.2021.10.22.05.42.08; Fri, 22 Oct 2021 05:42:21 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232390AbhJVMnJ (ORCPT + 99 others); Fri, 22 Oct 2021 08:43:09 -0400 Received: from mailgw01.mediatek.com ([60.244.123.138]:39044 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S229925AbhJVMnH (ORCPT ); Fri, 22 Oct 2021 08:43:07 -0400 X-UUID: ac91b58cc992439ba1ea154dc519506f-20211022 X-UUID: ac91b58cc992439ba1ea154dc519506f-20211022 Received: from mtkcas11.mediatek.inc [(172.21.101.40)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 944754628; Fri, 22 Oct 2021 20:40:48 +0800 Received: from mtkcas10.mediatek.inc (172.21.101.39) by mtkmbs07n2.mediatek.inc (172.21.101.141) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 22 Oct 2021 20:40:48 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas10.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Fri, 22 Oct 2021 20:40:47 +0800 From: Sam Shih To: Linus Walleij , Rob Herring , Matthias Brugger , Sean Wang , , , , , CC: John Crispin , Ryder Lee , Sam Shih Subject: [PATCH v9 3/4] arm64: dts: mediatek: add pinctrl support for mt7986a Date: Fri, 22 Oct 2021 20:40:35 +0800 Message-ID: <20211022124036.5291-4-sam.shih@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20211022124036.5291-1-sam.shih@mediatek.com> References: <20211022124036.5291-1-sam.shih@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add mt7986a pinctrl node, and update pinmux setting for mt7986a Signed-off-by: Sam Shih --- arch/arm64/boot/dts/mediatek/mt7986a-rfb.dts | 20 +++++++++++++++++++ arch/arm64/boot/dts/mediatek/mt7986a.dtsi | 21 ++++++++++++++++++++ 2 files changed, 41 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt7986a-rfb.dts b/arch/arm64/boot/dts/mediatek/mt7986a-rfb.dts index ca074cf8e578..92e3f59c6cee 100644 --- a/arch/arm64/boot/dts/mediatek/mt7986a-rfb.dts +++ b/arch/arm64/boot/dts/mediatek/mt7986a-rfb.dts @@ -30,9 +30,29 @@ &uart0 { }; &uart1 { + pinctrl-names = "default"; + pinctrl-0 = <&uart1_pins>; status = "okay"; }; &uart2 { + pinctrl-names = "default"; + pinctrl-0 = <&uart2_pins>; status = "okay"; }; + +&pio { + uart1_pins: uart1-pins { + mux { + function = "uart"; + groups = "uart1"; + }; + }; + + uart2_pins: uart2-pins { + mux { + function = "uart"; + groups = "uart2"; + }; + }; +}; diff --git a/arch/arm64/boot/dts/mediatek/mt7986a.dtsi b/arch/arm64/boot/dts/mediatek/mt7986a.dtsi index 1938fab455d5..398f93385acf 100644 --- a/arch/arm64/boot/dts/mediatek/mt7986a.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt7986a.dtsi @@ -128,6 +128,27 @@ apmixedsys: apmixedsys@1001e000 { #clock-cells = <1>; }; + pio: pinctrl@1001f000 { + compatible = "mediatek,mt7986a-pinctrl"; + reg = <0 0x1001f000 0 0x1000>, + <0 0x11c30000 0 0x1000>, + <0 0x11c40000 0 0x1000>, + <0 0x11e20000 0 0x1000>, + <0 0x11e30000 0 0x1000>, + <0 0x11f00000 0 0x1000>, + <0 0x11f10000 0 0x1000>, + <0 0x1000b000 0 0x1000>; + reg-names = "gpio", "iocfg_rt", "iocfg_rb", "iocfg_lt", + "iocfg_lb", "iocfg_tr", "iocfg_tl", "eint"; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&pio 0 0 100>; + interrupt-controller; + interrupts = ; + interrupt-parent = <&gic>; + #interrupt-cells = <2>; + }; + sgmiisys0: syscon@10060000 { compatible = "mediatek,mt7986-sgmiisys_0", "syscon"; -- 2.29.2