Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp3184103pxb; Sat, 23 Oct 2021 18:37:37 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzZrAJ8cEwhJTWCExIHEiE5G9j4gaOYqCSE/wAWpHpfshKkcZb4pbmzLSvcuhfUaNskoJtG X-Received: by 2002:a17:907:7691:: with SMTP id jv17mr10867998ejc.378.1635039457389; Sat, 23 Oct 2021 18:37:37 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1635039457; cv=none; d=google.com; s=arc-20160816; b=YOA8yyWSrQV/Au80pZaFlJoxAnA2VlpYubO+TTztsQ+QRXnsibgdTmjqBF+EQ8+QEQ OAjuqv5V/0XYznZmlRU74s374LyD+el+29A/wjXwsFZiX9PZaGGLyIg0WAWKLVrtmgtX 6jYoBLD1niSYQCDl9+v1zRTFDcBSDQnULvxtL/zs/sjWAnb+oCL3cewhjILtETmAzKuj jYAxeBiRmr3fdKZ8oVufivcEUlu2PE8wPJLghOE7cqG8vikfMd2dvoSypgc0LFNT+kSb cHuobAfhfNVDQYtHwtoTOM1EeKzOJuyY7NuVE/X7lVyjb66aAu0aMykjGCz6rUZXHnyD T3AQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=OC4gga39wnjpmPLjXSHL4lHQQAUZ9dfZfJ0Za4/YTIg=; b=LaEg7o+oLP0srfAd/eCMJ8ayFNUNoJ9encUozBzGeqMGcB3QPAaZMYKN0J1/vIQIx1 jEgUXhcWfzvnMiepLRBfT/9MdYbqgIjJp1lVEoXQRakd3vhOc0ExwdFALsH/YC9q8jWP F60d3jCroWNbLmtEsURFDFQTVVj1ZRMwrG5LDkKbQ7lO4ird3yrxsCn8Ig28uMdGSYGT /+4poxQu3mYf5oa7tSIwbjhykcRXV4II0BRFUfANAzp9tvulzF+l30uZh0rkNVjc53Jv gramWGLVhPeMkr03rXb+Wq5kMlaq/DTvFrxqq0a5gaQJacVt204tlIIq5AnQCm2aYbo0 TqcQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=NyK9Wv9R; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id d22si3047552edj.390.2021.10.23.18.36.43; Sat, 23 Oct 2021 18:37:37 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=NyK9Wv9R; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231281AbhJXBfe (ORCPT + 99 others); Sat, 23 Oct 2021 21:35:34 -0400 Received: from mail.kernel.org ([198.145.29.99]:59958 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229769AbhJXBfb (ORCPT ); Sat, 23 Oct 2021 21:35:31 -0400 Received: by mail.kernel.org (Postfix) with ESMTPSA id 64E0A60F35; Sun, 24 Oct 2021 01:33:09 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1635039192; bh=pqe+fXRh/XNopuZBdqpoDaHgTvQEXnDDcjVSXlxVQQ8=; h=From:To:Cc:Subject:Date:From; b=NyK9Wv9R2p/ve/oETQXlcRHf2PGgEIn3Py1K1blfGOX9dNHaqjRy2yY9efYWjZ2vO 9NCRZPbnt9HNeArN2m/aCgBGokMqYql/sfVRKi9QQKlHo5KedD3S47ZqfurGwEVGq2 jpFQonD6VqGdx7M/h26+LE4Dh78s3azD1jk/R/uJRQ31qyEb0CtfOICe1d5MYObpKp YwrS0G5fzaAfXdvE6DK6jPOfVSK5UlYcVt9iyjqGf8HwxRCedLBsr5aK1XbPirOSvN vDE172b4O+zPYqTW4LJAZT/dU7r6uvKoyAIXuBudMsyMACK2AzQX5e9bG4sZev6i0V 7WqIrn2dBopZA== From: guoren@kernel.org To: guoren@kernel.org, anup@brainfault.org, atish.patra@wdc.com, maz@kernel.org, tglx@linutronix.de, palmer@dabbelt.com, heiko@sntech.de, robh@kernel.org Cc: linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, Guo Ren Subject: [PATCH V5 0/3] Add thead,c900-plic support Date: Sun, 24 Oct 2021 09:33:00 +0800 Message-Id: <20211024013303.3499461-1-guoren@kernel.org> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Guo Ren Add the compatible string "thead,c900-plic" to the riscv plic bindings to support allwinner d1 SOC which contains c906 core. Changes since V5: - Move back to mask/unmask - Fixup the problem in eoi callback - Remove allwinner,sun20i-d1 IRQCHIP_DECLARE - Rewrite comment log - Add DT list - Fixup compatible string - Remove allwinner-d1 compatible - make dt_binding_check - Add T-head vendor-prefixes Changes since V4: - Update description in errata style - Update enum suggested by Anup, Heiko, Samuel - Update comment by Anup - Add cover-letter Changes since V3: - Rename "c9xx" to "c900" - Add thead,c900-plic in the description section - Add sifive_plic_chip and thead_plic_chip for difference Changes since V2: - Add a separate compatible string "thead,c9xx-plic" - set irq_mask/unmask of "plic_chip" to NULL and point irq_enable/disable of "plic_chip" to plic_irq_mask/unmask - Add a detailed comment block in plic_init() about the differences in Claim/Completion process of RISC-V PLIC and C9xx PLIC. Guo Ren (3): dt-bindings: vendor-prefixes: add T-Head Semiconductor dt-bindings: update riscv plic compatible string irqchip/sifive-plic: Fixup thead,c900-plic request_threaded_irq with ONESHOT .../sifive,plic-1.0.0.yaml | 15 +++++-- .../devicetree/bindings/vendor-prefixes.yaml | 2 + drivers/irqchip/irq-sifive-plic.c | 44 ++++++++++++++++++- 3 files changed, 56 insertions(+), 5 deletions(-) -- 2.25.1