Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp4110005pxb; Sun, 24 Oct 2021 20:14:43 -0700 (PDT) X-Google-Smtp-Source: ABdhPJz5yuAlBfSBvLWby29llbB3EFxodF8qC5EUNXlTr0iEzCTQbnka82SEuWmzMw+l0IXuzW8P X-Received: by 2002:a63:ef58:: with SMTP id c24mr11425374pgk.299.1635131682862; Sun, 24 Oct 2021 20:14:42 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1635131682; cv=none; d=google.com; s=arc-20160816; b=xPELwBFpVWvBOjdIDSt4dhv7Dhadrt/H+MqZAOhDOuGtUi274MxjMwoJ7Ov2AtqK95 /ARCJ1RABZWBg30tSpBeIvngAoDDonq0KmgKT2z6KTZHBbbSk74GdfM77pOyLikJczeI Lkro6pRxINtb+drkuiGdR+g7AgRX4P+hJtcml4xxYD3+2KtHy9APHRqoGNoTqSYybyXG 1mfCsagaZi1SOzHi3LsF0tcdyaOB0AvAOAoeebga6POPRcDyp9jF++fyF9TZy4iuZlaN Pa+DbHA+cxzftoFFi3r7IHJLkYlBZ0mwVdw8iVW6wkl7hhhhhkRFW1tJb5UCyXE7fKwS ulIA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=OCouKeLxxym2PNYvhWNDMJY6pT9v24Wy4jj2GqxmChs=; b=zrO8nfp+Lav5C6DijieItscKXUoDzjpkMonGhWTpxecmuZhNcgmeVylwXQBY0uV0Xu x9xoYaMWEsyephiPmc50qcepNn/1Qg+gXu4OSE1P1gFkPaX2I7Vlrx5YmKpJnPKcJGe6 9tNCsNXKTaFocH2Q/1uU6hu2Uje2PenSlYlflsRwbo7r8O7MtpPHufiuwxPkidggITsn bg1eMiZ0KqgtH+nb+WrXXmPiYLfZrAeoKITGWacjc3eS2+x+RlvIo5eCJeuvT9I7R6Ix tQ/Nk7dDo8rM/MTJEsOe93GOSiIRr0wbjstcKovpBO95XyL9q1cTQ52VRvQW8YhfE2nn Dllg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=toshiba.co.jp Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id v11si20674876plp.339.2021.10.24.20.14.31; Sun, 24 Oct 2021 20:14:42 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=toshiba.co.jp Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232286AbhJYDN1 (ORCPT + 99 others); Sun, 24 Oct 2021 23:13:27 -0400 Received: from mo-csw1115.securemx.jp ([210.130.202.157]:40336 "EHLO mo-csw.securemx.jp" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232055AbhJYDNV (ORCPT ); Sun, 24 Oct 2021 23:13:21 -0400 Received: by mo-csw.securemx.jp (mx-mo-csw1115) id 19P3Ak3W014990; Mon, 25 Oct 2021 12:10:46 +0900 X-Iguazu-Qid: 2wGrDIThyzSYy5fl18 X-Iguazu-QSIG: v=2; s=0; t=1635131446; q=2wGrDIThyzSYy5fl18; m=LAhFUcExfCUisuJKhnlwuS2rtYHwTY1M8NfTLcfJCXA= Received: from imx2-a.toshiba.co.jp (imx2-a.toshiba.co.jp [106.186.93.35]) by relay.securemx.jp (mx-mr1113) id 19P3Ahrf037122 (version=TLSv1.2 cipher=AES128-GCM-SHA256 bits=128 verify=NOT); Mon, 25 Oct 2021 12:10:45 +0900 Received: from enc01.toshiba.co.jp (enc01.toshiba.co.jp [106.186.93.100]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by imx2-a.toshiba.co.jp (Postfix) with ESMTPS id AB9C5100098; Mon, 25 Oct 2021 12:10:43 +0900 (JST) Received: from hop001.toshiba.co.jp ([133.199.164.63]) by enc01.toshiba.co.jp with ESMTP id 19P3AhLB004082; Mon, 25 Oct 2021 12:10:43 +0900 From: Nobuhiro Iwamatsu To: Michael Turquette , Stephen Boyd , Rob Herring Cc: punit1.agrawal@toshiba.co.jp, yuji2.ishikawa@toshiba.co.jp, devicetree@vger.kernel.org, linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Nobuhiro Iwamatsu , Rob Herring Subject: [PATCH v5 1/4] dt-bindings: clock: Add DT bindings for PLL of Toshiba Visconti TMPV770x SoC Date: Mon, 25 Oct 2021 12:10:35 +0900 X-TSB-HOP: ON Message-Id: <20211025031038.4180686-2-nobuhiro1.iwamatsu@toshiba.co.jp> X-Mailer: git-send-email 2.33.0 In-Reply-To: <20211025031038.4180686-1-nobuhiro1.iwamatsu@toshiba.co.jp> References: <20211025031038.4180686-1-nobuhiro1.iwamatsu@toshiba.co.jp> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add device tree bindings for PLL of Toshiba Visconti TMPV770x SoC series. Signed-off-by: Nobuhiro Iwamatsu Reviewed-by: Rob Herring --- v4 -> v5: - Add Reviewed-by: Rob Herring . v3 -> v4: - Fix node name to clock-controller. - Remove osc2-clk-frequency, and this defines to DT as fixed-clock. - Add clocks. v2 -> v3: - Change file name. v1 -> v2: - Update subject. .../clock/toshiba,tmpv770x-pipllct.yaml | 57 +++++++++++++++++++ 1 file changed, 57 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/toshiba,tmpv770x-pipllct.yaml diff --git a/Documentation/devicetree/bindings/clock/toshiba,tmpv770x-pipllct.yaml b/Documentation/devicetree/bindings/clock/toshiba,tmpv770x-pipllct.yaml new file mode 100644 index 000000000000..7b7300ce96d6 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/toshiba,tmpv770x-pipllct.yaml @@ -0,0 +1,57 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/toshiba,tmpv770x-pipllct.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Toshiba Visconti5 TMPV770X PLL Controller Device Tree Bindings + +maintainers: + - Nobuhiro Iwamatsu + +description: + Toshia Visconti5 PLL controller which supports the PLLs on TMPV770X. + +properties: + compatible: + const: toshiba,tmpv7708-pipllct + + reg: + maxItems: 1 + + '#clock-cells': + const: 1 + + clocks: + description: External reference clock (OSC2) + maxItems: 1 + +required: + - compatible + - reg + - "#clock-cells" + - clocks + +additionalProperties: false + +examples: + - | + + osc2_clk: osc2-clk { + compatible = "fixed-clock"; + clock-frequency = <20000000>; + #clock-cells = <0>; + }; + + soc { + #address-cells = <2>; + #size-cells = <2>; + + pipllct: clock-controller@24220000 { + compatible = "toshiba,tmpv7708-pipllct"; + reg = <0 0x24220000 0 0x820>; + #clock-cells = <1>; + clocks = <&osc2_clk>; + }; + }; +... -- 2.33.0