Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp113841pxb; Mon, 25 Oct 2021 05:01:51 -0700 (PDT) X-Google-Smtp-Source: ABdhPJx6zjrkhYmOmIRmwY9rNv+MWLehR9M2pk8lFPUCm9KOOKNGDdfWVy09qdtnmGznyPYKqBZF X-Received: by 2002:a17:907:1622:: with SMTP id hb34mr8017375ejc.8.1635163311148; Mon, 25 Oct 2021 05:01:51 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1635163311; cv=none; d=google.com; s=arc-20160816; b=wbdy55dZ5f/f/J1hqBeWk3WviG6WnFKVWYaQza4yBrArh6n4fRgABSV8zucXfXlbqz e0NZCk3MeK9x10ZMEeJPTig1L5UQonUbAkLb3lFO8fK720ZEbjsYa0OD83OcHTSgQneb i7VB5qopGo5IY/OWsQP0eP32OFTPtR8ed6EC/gLO5FICs9Nn45bb/iMNeUH+XaaZuIuN 1SYcRfXaeQg8slz8cOORksAQKoq9fGZJmJHQzzz1/IBz75vSajLESg1cmV24P400JQ3/ tRTK9hnwooJCW0h5ai8RCw4L0W3AX8YB4HVDyD4L0zX2z941a0C07/yKFUVLa0X7AHIV S07w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:content-language :in-reply-to:mime-version:user-agent:date:message-id:from:references :cc:to:subject; bh=AlX/AgpTnzjYYL3io0j8mecSO2MsxibrlEtxQf1UcU0=; b=Aw7mBVJG/BTskppk+lo2ilml4IlXmmkm5Iowjc68InAzhJ6PWg4c62DeIen4ZbMv8W 7T6agFynu/ye+PLRRROY5cJ6sZv6RhXQ18M5AOIvz68EgSr9TlRISehsesnI1po/NEy1 rGe8AQDb0ESGhijUX2saF/C3yAIJe5HT7LGLlwG6jK61NankI26I4SR7WbSfEG+kVDsZ 6usItlWg2VqB/s3vkvcZVmX8G0ou+pCVKiEUi5crhQBWiBe4PxXZuj3DMM7HvbOlGIdG mRRFOr/irc6JScMT36eLCJKSnYTWmlWsqZsdLkBLQWhSTTmuWJDTjHn8vtgs7ZlI6RB/ QKFQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id hv12si12253583ejc.244.2021.10.25.05.01.18; Mon, 25 Oct 2021 05:01:51 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231295AbhJYL5V (ORCPT + 99 others); Mon, 25 Oct 2021 07:57:21 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60730 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230231AbhJYL5U (ORCPT ); Mon, 25 Oct 2021 07:57:20 -0400 Received: from metis.ext.pengutronix.de (metis.ext.pengutronix.de [IPv6:2001:67c:670:201:290:27ff:fe1d:cc33]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 7B1FBC061745 for ; Mon, 25 Oct 2021 04:54:58 -0700 (PDT) Received: from gallifrey.ext.pengutronix.de ([2001:67c:670:201:5054:ff:fe8d:eefb] helo=[IPv6:::1]) by metis.ext.pengutronix.de with esmtp (Exim 4.92) (envelope-from ) id 1meyZ3-0007VY-NM; Mon, 25 Oct 2021 13:54:53 +0200 Subject: Re: [PATCH V2] clk: imx: gate off peripheral clock slice To: "Peng Fan (OSS)" , sboyd@kernel.org, mturquette@baylibre.com, abel.vesa@nxp.com, s.hauer@pengutronix.de Cc: Peng Fan , linux-kernel@vger.kernel.org, linux-imx@nxp.com, kernel@pengutronix.de, festevam@gmail.com, linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org References: <20211025122902.1151-1-peng.fan@oss.nxp.com> From: Ahmad Fatoum Message-ID: Date: Mon, 25 Oct 2021 13:54:52 +0200 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101 Thunderbird/78.13.0 MIME-Version: 1.0 In-Reply-To: <20211025122902.1151-1-peng.fan@oss.nxp.com> Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 7bit X-SA-Exim-Connect-IP: 2001:67c:670:201:5054:ff:fe8d:eefb X-SA-Exim-Mail-From: a.fatoum@pengutronix.de X-SA-Exim-Scanned: No (on metis.ext.pengutronix.de); SAEximRunCond expanded to false X-PTX-Original-Recipient: linux-kernel@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 25.10.21 14:29, Peng Fan (OSS) wrote: > From: Peng Fan > > The Peripheral clocks are default enabled when SoC power on, and > bootloader not gate off the clocks when booting Linux Kernel. > > So Linux Kernel is not aware the peripheral clocks are enabled and > still take them as disabled because of enable count is zero. > > Then Peripheral clock's source without clock gated off could be > changed when have assigned-parents in device tree > > However, per i.MX8M* reference mannual, "Peripheral clock slices must > be stopped to change the clock source", so need to gate off the > the peripheral clock when registering the clocks to avoid glitch. > > Tested boot on i.MX8MM/P-EVK board > > Fixes: d3ff9728134e ("clk: imx: Add imx composite clock") > Signed-off-by: Peng Fan I've been running an i.MX8MM-based system with this patch for a few days so far and no apparent issues: Tested-by: Ahmad Fatoum > --- > > V2: > Add Fixes tag > > drivers/clk/imx/clk-composite-8m.c | 9 ++++++++- > 1 file changed, 8 insertions(+), 1 deletion(-) > > diff --git a/drivers/clk/imx/clk-composite-8m.c b/drivers/clk/imx/clk-composite-8m.c > index 2dfd6149e528..ee41fbf90589 100644 > --- a/drivers/clk/imx/clk-composite-8m.c > +++ b/drivers/clk/imx/clk-composite-8m.c > @@ -184,6 +184,7 @@ struct clk_hw *__imx8m_clk_hw_composite(const char *name, > struct clk_mux *mux = NULL; > const struct clk_ops *divider_ops; > const struct clk_ops *mux_ops; > + u32 val; > > mux = kzalloc(sizeof(*mux), GFP_KERNEL); > if (!mux) > @@ -216,8 +217,14 @@ struct clk_hw *__imx8m_clk_hw_composite(const char *name, > div->width = PCG_PREDIV_WIDTH; > divider_ops = &imx8m_clk_composite_divider_ops; > mux_ops = &clk_mux_ops; > - if (!(composite_flags & IMX_COMPOSITE_FW_MANAGED)) > + if (!(composite_flags & IMX_COMPOSITE_FW_MANAGED)) { > flags |= CLK_SET_PARENT_GATE; > + if (!(flags & CLK_IS_CRITICAL)) { > + val = readl(reg); > + val &= ~BIT(PCG_CGC_SHIFT); > + writel(val, reg); > + } > + } > } > > div->lock = &imx_ccm_lock; > -- Pengutronix e.K. | | Steuerwalder Str. 21 | http://www.pengutronix.de/ | 31137 Hildesheim, Germany | Phone: +49-5121-206917-0 | Amtsgericht Hildesheim, HRA 2686 | Fax: +49-5121-206917-5555 |