Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp338200pxb; Mon, 25 Oct 2021 09:15:21 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyFMV7xqdcR9Is2jMm567uNd1TaqLuTfy4zQsfgULgKzm71jOO0mrLUqBdvvDdI3zQcj3g+ X-Received: by 2002:a17:90a:f401:: with SMTP id ch1mr34707659pjb.136.1635178520851; Mon, 25 Oct 2021 09:15:20 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1635178520; cv=none; d=google.com; s=arc-20160816; b=cWLX0nL3TMMCUs9nb6y3uL6jp5d1s8KkBLLwLa+BkLWHR82v+wVp1hH5bltAqCBQo6 ihyqlBVqtLiojNytmQspxEl/pyeLrHSDj4mcFXD7R98poZ8FnBjo91ZM7SnCS99S4I0p IOwwkeNs7M8CtZhUj/L73Pnq5vS8qbUn7o735Bn4D3UTCTga1USGckC8l8iKbd1b1kx8 g0Ox8lXSh5KziieaAK8rizefU84MOhUzsOganzOwjmvKUtuW2i1jsSbcpSHxy1OwO4Jb G3V4YdfOlz8ZYOU6GySJqb9MTKD8rzsA3Lzt2W2PuGr9jZXZWJ8hrUP+UJOjYHSohwPZ l2kw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=pxxFGzwxjm1fYlK0VDD130fPjlKjYboL+bOCK3r6zMg=; b=OyZ688xXXk/KKUJ7siU2lahjQIpXyCYuLRBahHtJoRmYwwoTI9EP1BY2mw+VGl9Tai bvBgO/QVPFWfksZ13LUF1yNrh9u0P0BujxJxTsPfjMVfxvJgydM3Y1YPx/Bh//Ljk5I/ pZdz3rEaDguAqqmnRwTDw9EoOGctgekPanUgYWcn0ldgnyNUVxkIFTW+vQxVtEu2lgUC 0a5QrmnSgfM06Ue2nm5SEzwL0aqkbFI1+aQ4p0zcQzcwtpIoKjCXVTJes4LzUdjJ+IB1 jXXY/QSZbNbysDGAcHw2s6myZcFGc22KHQxovL1+EejBqMW1Ov2GkU/llemLSfMVrfDY rSPw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=UAasKWrb; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id gw19si3873137pjb.38.2021.10.25.09.15.04; Mon, 25 Oct 2021 09:15:20 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=UAasKWrb; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233889AbhJYQPU (ORCPT + 99 others); Mon, 25 Oct 2021 12:15:20 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36168 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233885AbhJYQPU (ORCPT ); Mon, 25 Oct 2021 12:15:20 -0400 Received: from mail-lj1-x22d.google.com (mail-lj1-x22d.google.com [IPv6:2a00:1450:4864:20::22d]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 868F4C061243 for ; Mon, 25 Oct 2021 09:12:57 -0700 (PDT) Received: by mail-lj1-x22d.google.com with SMTP id n7so10627627ljp.5 for ; Mon, 25 Oct 2021 09:12:57 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=pxxFGzwxjm1fYlK0VDD130fPjlKjYboL+bOCK3r6zMg=; b=UAasKWrbVPrNZiVDnYpZcbPTEoN7pUFAqfCwAVt1I3OR9m9Y+c5WLzNokqgCMroHRQ 2ZzpXng65jYlLkRB8ZzLEzSS2uWDQ8aLsqOqF6Nr06HxGROp81ai1NSnsOLRd1ma5AQ5 V+hcutSJwiWxHO6/PczoeACI6idc0i2Ev/58WbhibNkCqs/x9YmNHVWapewoIbAbVi+f zEUQzqQHWbWi0JjrK2y0UBCPwHJxI0ZwT1J5mbw9aqYjVvHn0ku3RDvB2HeVi/h11yNc DlNoq+ywnkHfrmcHFGYSjM8AgXj0pvF/OBG2Ku2L3FIDu5xsO99M3pnsAymbIIPnrjzt QQ7Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=pxxFGzwxjm1fYlK0VDD130fPjlKjYboL+bOCK3r6zMg=; b=rpgImmZPTfKzCH61g6Ilg/9OwGsdjLVeC5a5vLIYi0CLrGl+ycUTyHZWu3SySi3Q+d uyv5nLZ/niAvy4krM/iDtfQJX58IoVBblXwSIshBWQtoGFKUDdI4IeWPBpyajlI+hNZm AYSR0iZFAaGiPqNI2E9JzD5EBXpRMQ8oD0Bg2ILFh6DY+qESSoolI8SA2H1EdahVdUPU k3z5u83osiaIJi/mXvI7VsmNTK+PPR0UbpodxeqCO47dVp+3X6Ymht86ep5qlTRs+DMx SunnALzDmVnL50VvuhRtbPUsyTFY6pl152oWq1Ow+pBSwpYBbEaIqCVYJGZ/txbeDDZ4 AyUg== X-Gm-Message-State: AOAM532GEdzpFRxUD0a5dn5d2GxRNe6Slx48j77JFdWBGASXIztkKOq4 G2q+7sqxk+sDTdIDNZV57dwZMA== X-Received: by 2002:a05:651c:1024:: with SMTP id w4mr19969693ljm.17.1635178375705; Mon, 25 Oct 2021 09:12:55 -0700 (PDT) Received: from localhost ([31.134.121.151]) by smtp.gmail.com with ESMTPSA id c15sm1678258lff.238.2021.10.25.09.12.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 25 Oct 2021 09:12:55 -0700 (PDT) From: Sam Protsenko To: Krzysztof Kozlowski , Sylwester Nawrocki , =?UTF-8?q?Pawe=C5=82=20Chmiel?= , Chanwoo Choi , Tomasz Figa , Rob Herring , Stephen Boyd , Michael Turquette Cc: Sumit Semwal , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, linux-samsung-soc@vger.kernel.org Subject: [PATCH v2 1/1] clk: samsung: exynos850: Register clocks early Date: Mon, 25 Oct 2021 19:12:54 +0300 Message-Id: <20211025161254.5575-1-semen.protsenko@linaro.org> X-Mailer: git-send-email 2.30.2 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Some clocks must be registered before init calls. For example MCT clock (from CMU_PERI) is needed for MCT timer driver, which is registered with TIMER_OF_DECLARE(). By the time we get to core_initcall() used for clk-exynos850 platform driver init, it's already too late. Inability to get "mct" clock in MCT driver leads to kernel panic, as functions registered with *_OF_DECLARE() can't do deferred calls. MCT timer driver can't be fixed either, as it's acting as a clock source and it's essential to register it in start_kernel() -> time_init(). Let's register CMU_PERI clocks early, using CLK_OF_DECLARE_DRIVER(), and do all stuff relying on "struct dev" object (like runtime PM and enabling bus clock) later in platform driver probe. Basically CLK_OF_DECLARE_DRIVER() matches CMU compatible, but clears OF_POPULATED flag, which allows the same device to be matched again later. Similar issue was discussed at [1] and addressed in commit 1f7db7bbf031 ("clk: renesas: cpg-mssr: Add early clock support"), as well as in drivers/clk/mediatek/clk-mt2712.c. [1] https://patchwork.kernel.org/project/linux-renesas-soc/patch/20180829132954.64862-2-chris.brandt@renesas.com/ Signed-off-by: Sam Protsenko --- Changes in v2: - Register only CMU_PERI clocks early Notes: - This patch should be applied on top of CMU_APM series (clk: samsung: exynos850: Implement CMU_APM domain) drivers/clk/samsung/clk-exynos850.c | 17 +++++++++++++++-- 1 file changed, 15 insertions(+), 2 deletions(-) diff --git a/drivers/clk/samsung/clk-exynos850.c b/drivers/clk/samsung/clk-exynos850.c index 95e373d17b42..ecffa5c7a081 100644 --- a/drivers/clk/samsung/clk-exynos850.c +++ b/drivers/clk/samsung/clk-exynos850.c @@ -753,6 +753,15 @@ static const struct samsung_cmu_info peri_cmu_info __initconst = { .clk_name = "dout_peri_bus", }; +static void __init exynos850_cmu_peri_init(struct device_node *np) +{ + exynos850_init_clocks(np, peri_clk_regs, ARRAY_SIZE(peri_clk_regs)); + samsung_cmu_register_one(np, &peri_cmu_info); +} + +CLK_OF_DECLARE_DRIVER(exynos850_cmu_peri, "samsung,exynos850-cmu-peri", + exynos850_cmu_peri_init); + /* ---- CMU_CORE ------------------------------------------------------------ */ /* Register Offset definitions for CMU_CORE (0x12000000) */ @@ -920,8 +929,12 @@ static int __init exynos850_cmu_probe(struct platform_device *pdev) struct device_node *np = dev->of_node; info = of_device_get_match_data(dev); - exynos850_init_clocks(np, info->clk_regs, info->nr_clk_regs); - samsung_cmu_register_one(np, info); + + /* Early clocks are already registered using CLK_OF_DECLARE_DRIVER() */ + if (info != &peri_cmu_info) { + exynos850_init_clocks(np, info->clk_regs, info->nr_clk_regs); + samsung_cmu_register_one(np, info); + } /* Keep bus clock running, so it's possible to access CMU registers */ if (info->clk_name) { -- 2.30.2