Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp432999pxb; Mon, 25 Oct 2021 11:05:55 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwd+c6aUqhjUe0TkZ7G82pRXhoHgBMQ70AEOZAVpjKq4JaShSzs5zaObnM7gCeajaGkI/1h X-Received: by 2002:a17:907:6e05:: with SMTP id sd5mr7674512ejc.135.1635185155154; Mon, 25 Oct 2021 11:05:55 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1635185155; cv=none; d=google.com; s=arc-20160816; b=OKKOdUsG9A/E5O7AUwmaiW45cECnp9hz2epNJFS/EjRXMPzscBRp2kxO444cOKSw7Q /uJwKT4sZ2BVUf76FpK2nPAHtLJmLFrBnByLPNjwVZT9n9on+aABHi7cLT74tXsDS8wM qAaLhCgzbemhpV3JtGiamMBKdbdwRnaTHhgbuNcNgWYFk3TNsIBGqd0ypJv2W8EXh8rH PW4IAmMkqOtjXSWlBNWNBmdQndQp4+OLTsiHfeQ97RkSt0hkmcO5EM5s0ak0k73dcM45 oRyJNA0SEp6S1sjwDXbqhAKglliT7X89DlrfA+Z0RD2Msg+VZ7vBcz54FH9s2cE+qLzZ bISw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:content-language :in-reply-to:mime-version:user-agent:date:message-id:autocrypt:from :references:cc:to:subject; bh=XpU+rFNv0o5S95gYkQQ00JrN3zeTqILNgYGo4YujUh8=; b=Y7sCVgKcHuLDF5ZTotmNrbKlN6I7SPHIEQriSNeSybR6HDyoTf5NVW7aL8zWBOUx0Y ESyiUG+7eAaWpcIfSw5E62WN37CC4YwJIT1sORiyqMLV8BS0gqnf8uSLvadAmMuLiPqm G3UaJUVzCc3H2BqzETnuWRGgtG1GwRP9vOZnLxC3dvSYNSb1qZZX9fPnBldV5ELN44CB 7vkUvM0zsMcr1ay9X1hFoSOtbPUDpNokTgxq5nuQQJxrr8qhyRViP/kFukF9wGdq71MS wNOJ7d9eU5gmO/tgbmxrXCPexSWLQZGnvfj4tlJFMRR76JYZ7P7OmvndpW843Zh5ZUmv m/6Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id x5si18183691edi.557.2021.10.25.11.05.28; Mon, 25 Oct 2021 11:05:55 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231760AbhJYSCr (ORCPT + 99 others); Mon, 25 Oct 2021 14:02:47 -0400 Received: from mga02.intel.com ([134.134.136.20]:22370 "EHLO mga02.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230398AbhJYSCq (ORCPT ); Mon, 25 Oct 2021 14:02:46 -0400 X-IronPort-AV: E=McAfee;i="6200,9189,10148"; a="216886318" X-IronPort-AV: E=Sophos;i="5.87,181,1631602800"; d="scan'208";a="216886318" Received: from fmsmga001.fm.intel.com ([10.253.24.23]) by orsmga101.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 25 Oct 2021 11:00:23 -0700 X-IronPort-AV: E=Sophos;i="5.87,181,1631602800"; d="scan'208";a="634833092" Received: from cdsmith3-mobl.amr.corp.intel.com (HELO [10.212.229.230]) ([10.212.229.230]) by fmsmga001-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 25 Oct 2021 11:00:22 -0700 Subject: Re: [PATCH v2 3/5] x86/mm: check exec permissions on fault To: Nadav Amit Cc: Linux-MM , LKML , Andrea Arcangeli , Andrew Cooper , Andrew Morton , Andy Lutomirski , Dave Hansen , Peter Xu , Peter Zijlstra , Thomas Gleixner , Will Deacon , Yu Zhao , Nick Piggin , x86@kernel.org References: <20211021122112.592634-1-namit@vmware.com> <20211021122112.592634-4-namit@vmware.com> <00C2DC4B-A77D-4B32-B7F7-2291830BC2D2@gmail.com> <37d0b84c-f6ca-15cb-8d78-b6b5a9496da7@intel.com> From: Dave Hansen Autocrypt: addr=dave.hansen@intel.com; keydata= xsFNBE6HMP0BEADIMA3XYkQfF3dwHlj58Yjsc4E5y5G67cfbt8dvaUq2fx1lR0K9h1bOI6fC oAiUXvGAOxPDsB/P6UEOISPpLl5IuYsSwAeZGkdQ5g6m1xq7AlDJQZddhr/1DC/nMVa/2BoY 2UnKuZuSBu7lgOE193+7Uks3416N2hTkyKUSNkduyoZ9F5twiBhxPJwPtn/wnch6n5RsoXsb ygOEDxLEsSk/7eyFycjE+btUtAWZtx+HseyaGfqkZK0Z9bT1lsaHecmB203xShwCPT49Blxz VOab8668QpaEOdLGhtvrVYVK7x4skyT3nGWcgDCl5/Vp3TWA4K+IofwvXzX2ON/Mj7aQwf5W iC+3nWC7q0uxKwwsddJ0Nu+dpA/UORQWa1NiAftEoSpk5+nUUi0WE+5DRm0H+TXKBWMGNCFn c6+EKg5zQaa8KqymHcOrSXNPmzJuXvDQ8uj2J8XuzCZfK4uy1+YdIr0yyEMI7mdh4KX50LO1 pmowEqDh7dLShTOif/7UtQYrzYq9cPnjU2ZW4qd5Qz2joSGTG9eCXLz5PRe5SqHxv6ljk8mb ApNuY7bOXO/A7T2j5RwXIlcmssqIjBcxsRRoIbpCwWWGjkYjzYCjgsNFL6rt4OL11OUF37wL QcTl7fbCGv53KfKPdYD5hcbguLKi/aCccJK18ZwNjFhqr4MliQARAQABzShEYXZpZCBDaHJp c3RvcGhlciBIYW5zZW4gPGRhdmVAc3I3MS5uZXQ+wsF7BBMBAgAlAhsDBgsJCAcDAgYVCAIJ CgsEFgIDAQIeAQIXgAUCTo3k0QIZAQAKCRBoNZUwcMmSsMO2D/421Xg8pimb9mPzM5N7khT0 2MCnaGssU1T59YPE25kYdx2HntwdO0JA27Wn9xx5zYijOe6B21ufrvsyv42auCO85+oFJWfE K2R/IpLle09GDx5tcEmMAHX6KSxpHmGuJmUPibHVbfep2aCh9lKaDqQR07gXXWK5/yU1Dx0r VVFRaHTasp9fZ9AmY4K9/BSA3VkQ8v3OrxNty3OdsrmTTzO91YszpdbjjEFZK53zXy6tUD2d e1i0kBBS6NLAAsqEtneplz88T/v7MpLmpY30N9gQU3QyRC50jJ7LU9RazMjUQY1WohVsR56d ORqFxS8ChhyJs7BI34vQusYHDTp6PnZHUppb9WIzjeWlC7Jc8lSBDlEWodmqQQgp5+6AfhTD kDv1a+W5+ncq+Uo63WHRiCPuyt4di4/0zo28RVcjtzlGBZtmz2EIC3vUfmoZbO/Gn6EKbYAn rzz3iU/JWV8DwQ+sZSGu0HmvYMt6t5SmqWQo/hyHtA7uF5Wxtu1lCgolSQw4t49ZuOyOnQi5 f8R3nE7lpVCSF1TT+h8kMvFPv3VG7KunyjHr3sEptYxQs4VRxqeirSuyBv1TyxT+LdTm6j4a mulOWf+YtFRAgIYyyN5YOepDEBv4LUM8Tz98lZiNMlFyRMNrsLV6Pv6SxhrMxbT6TNVS5D+6 UorTLotDZKp5+M7BTQRUY85qARAAsgMW71BIXRgxjYNCYQ3Xs8k3TfAvQRbHccky50h99TUY sqdULbsb3KhmY29raw1bgmyM0a4DGS1YKN7qazCDsdQlxIJp9t2YYdBKXVRzPCCsfWe1dK/q 66UVhRPP8EGZ4CmFYuPTxqGY+dGRInxCeap/xzbKdvmPm01Iw3YFjAE4PQ4hTMr/H76KoDbD cq62U50oKC83ca/PRRh2QqEqACvIH4BR7jueAZSPEDnzwxvVgzyeuhwqHY05QRK/wsKuhq7s UuYtmN92Fasbxbw2tbVLZfoidklikvZAmotg0dwcFTjSRGEg0Gr3p/xBzJWNavFZZ95Rj7Et db0lCt0HDSY5q4GMR+SrFbH+jzUY/ZqfGdZCBqo0cdPPp58krVgtIGR+ja2Mkva6ah94/oQN lnCOw3udS+Eb/aRcM6detZr7XOngvxsWolBrhwTQFT9D2NH6ryAuvKd6yyAFt3/e7r+HHtkU kOy27D7IpjngqP+b4EumELI/NxPgIqT69PQmo9IZaI/oRaKorYnDaZrMXViqDrFdD37XELwQ gmLoSm2VfbOYY7fap/AhPOgOYOSqg3/Nxcapv71yoBzRRxOc4FxmZ65mn+q3rEM27yRztBW9 AnCKIc66T2i92HqXCw6AgoBJRjBkI3QnEkPgohQkZdAb8o9WGVKpfmZKbYBo4pEAEQEAAcLB XwQYAQIACQUCVGPOagIbDAAKCRBoNZUwcMmSsJeCEACCh7P/aaOLKWQxcnw47p4phIVR6pVL e4IEdR7Jf7ZL00s3vKSNT+nRqdl1ugJx9Ymsp8kXKMk9GSfmZpuMQB9c6io1qZc6nW/3TtvK pNGz7KPPtaDzvKA4S5tfrWPnDr7n15AU5vsIZvgMjU42gkbemkjJwP0B1RkifIK60yQqAAlT YZ14P0dIPdIPIlfEPiAWcg5BtLQU4Wg3cNQdpWrCJ1E3m/RIlXy/2Y3YOVVohfSy+4kvvYU3 lXUdPb04UPw4VWwjcVZPg7cgR7Izion61bGHqVqURgSALt2yvHl7cr68NYoFkzbNsGsye9ft M9ozM23JSgMkRylPSXTeh5JIK9pz2+etco3AfLCKtaRVysjvpysukmWMTrx8QnI5Nn5MOlJj 1Ov4/50JY9pXzgIDVSrgy6LYSMc4vKZ3QfCY7ipLRORyalFDF3j5AGCMRENJjHPD6O7bl3Xo 4DzMID+8eucbXxKiNEbs21IqBZbbKdY1GkcEGTE7AnkA3Y6YB7I/j9mQ3hCgm5muJuhM/2Fr OPsw5tV/LmQ5GXH0JQ/TZXWygyRFyyI2FqNTx4WHqUn3yFj8rwTAU1tluRUYyeLy0ayUlKBH ybj0N71vWO936MqP6haFERzuPAIpxj2ezwu0xb1GjTk4ynna6h5GjnKgdfOWoRtoWndMZxbA z5cecg== Message-ID: <5c06a3d7-bed8-4b02-6509-a7f6c138ee96@intel.com> Date: Mon, 25 Oct 2021 11:00:19 -0700 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.10.0 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 10/25/21 10:51 AM, Nadav Amit wrote: >> On Oct 25, 2021, at 10:45 AM, Dave Hansen wrote: >> On 10/25/21 9:19 AM, Nadav Amit wrote: >>> That was my first version, but I was concerned that perhaps there is >>> some strange scenario in which both X86_PF_WRITE and X86_PF_INSN can >>> be set. That is the reason that Peter asked you whether this is >>> something that might happen. >>> >>> If you confirm they cannot be both set, I would the version you just >>> mentioned. >> I'm pretty sure they can't be set together on any sane hardware. A >> bonkers hypervisor or CPU could do it of course, but they'd be crazy. >> >> BTW, feel free to add a WARN_ON_ONCE() if WRITE and INSN are both set. >> That would be a nice place to talk about the assumption. >> > I can do that. But be aware that if the assumption is broken, it might > lead to the application getting stuck in an infinite loop of > page-faults instead of receiving SIGSEGV. If we have a bonkers hypervisor/CPU, I'm OK with a process that hangs like that, especially if we can ^C it and see its stream of page faults with tracing or whatever. Couldn't we just also do: if ((code & (X86_PF_WRITE|X86_PF_INSN) == (X86_PF_WRITE|X86_PF_INSN)) { WARN_ON_ONCE(1); return 1; } That should give you the WARN_ON_ONCE() and also return an affirmative access_error(), resulting in a SIGSEGV. (I'm not sure I like the indentation as I wrote it here... just do what looks best in the code)