Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp491321pxb; Mon, 25 Oct 2021 12:17:18 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxygxzHOiWEsYv+siEJrL3bcY/vEGOTjHPSuIq6zDdCtzjX+60dEqIMAvFiM9iw5G/Eebow X-Received: by 2002:a63:6a49:: with SMTP id f70mr15240003pgc.199.1635189437804; Mon, 25 Oct 2021 12:17:17 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1635189437; cv=none; d=google.com; s=arc-20160816; b=sgId8XLMrz8bMNDrB21M8N/JAzJXcx8gz2xBjNccHfnIpO8vQdiCYrizdu/Dqlv5aL KKGVhseRsaDmMFFzwHPWzpjmMbTl5+PPS4GWcnfp9y5epuBPBuI+RWX7BKrkTn5D4/o4 bQ6xIDJAzzUxOPgwTUi+Ilry0ctkzwNOKN8NfCycYCkoEESfioVUxA3f09DN5i1BOAb0 2lUFoUdYc+/h8oDvOGuUGSkFe5dSDVNjYpLEGU9swJSaEBmx+O7tlDombj0gGYgmEiCZ XgXgHyR6IVNSbtj2zpN3qb/fns0fKwhn724kfsYd0efX1C+ke/1nc01zQMOCKgQm0p9U Nw9Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=OM0cPou9Yt3Ud6BL/XL+O772DGApdgc8zaM9N+mI1Aw=; b=X39kIfox1VwgCoIlr6taNqhOiyXjSW6IaOOJD540oswBmsdxOTzy23jCNYsraH/JnE A25U5k9KeuYviTDpIsbfrSgSr+DCYA7lJvFWtDrfGlCHqfPx1MaWTDo5T0E6atoYDOPl aZ916ZLlQlGLWfj2SmzZ5Hqsx09A84AeRWVkUBq24arb4dtMCyxJZ+oARGUOIGx3K9Jc UC9c5W6u/U96sGoYOlewK3HEj0dWLZlhgR2Hpvbsog2FYe8B8w3rMY04rwO87t/o34oI 8RyxHVx4tw0y31XVNGbsqqAgwcHRg/lUlwkPP5tysQ44nmkE226tgld981XiFKN8+qsl wW+w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=wOW1uKfv; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id p3si25886081plr.115.2021.10.25.12.17.03; Mon, 25 Oct 2021 12:17:17 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=wOW1uKfv; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235168AbhJYRMT (ORCPT + 99 others); Mon, 25 Oct 2021 13:12:19 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:48606 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234417AbhJYRLd (ORCPT ); Mon, 25 Oct 2021 13:11:33 -0400 Received: from mail-oo1-xc33.google.com (mail-oo1-xc33.google.com [IPv6:2607:f8b0:4864:20::c33]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 60664C061225 for ; Mon, 25 Oct 2021 10:07:49 -0700 (PDT) Received: by mail-oo1-xc33.google.com with SMTP id y145-20020a4a4597000000b002b7d49905acso3913978ooa.0 for ; Mon, 25 Oct 2021 10:07:49 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=OM0cPou9Yt3Ud6BL/XL+O772DGApdgc8zaM9N+mI1Aw=; b=wOW1uKfv35wx7ay7/EXrWat8asMllLTqON55vq3ZRfnefbC0dX0T04jeONk1+64HQ8 OpoYU4vPno1TA9Im73pv9x4M5t5+TlKcL1Twiq4ECRybUTGK53HiERnZNhfLKPD1p5q9 QPCtp8XLnNAw3SrwNEGMD8sDaaHbbHgY6WunmZ0koO62vWJWioGpvSLSYAE6YFMCd3h2 3ceambUzY2wWVI0oFRPU0LZZInMMDRO1D6Qkg84P05d9mjdN6ysdKBhpmUM38FSeRV2/ jTEZqHLwI8OVk75KL3jCHWIoBPBs19mCDiOM74eSf/ggu+IdgALuBNl4kTet5fmx0IXL C29g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=OM0cPou9Yt3Ud6BL/XL+O772DGApdgc8zaM9N+mI1Aw=; b=H6x5njXi6ubcRwq6UrPbNLkoS/t0v7ECs2NX8/7/Ufo/Gaxy1Qx96B0Nf3BqyXLpqI udOhx9G71bKiZdM6Q9WcUlAIwY5u95Y6ByoA1lI0u8GLqEuSXlAKp8pJF6aevst8gYIE CedjQTn6gL+gKJN1dc1ls25Y+AQ0TMAfRjzOfmCbDto/o063waVrO+ikqlTrlrVks97q 4ztExQfhvk2LalzraRpdoOgjANFFEyagOi8hl1dp3G2ta/sotMiyuYCgF+yuow5J2Zmg r9vN29JaFRPg8GAfp/b2M6yWSs6Hx27XNMde9dslsuVK8TqoY0cuX6N0O0aYHy/nRvul wNJw== X-Gm-Message-State: AOAM5302iB7KzFbwdPjPtzd/FoGF8LDzL0r/mazCSg+h2DpUsTgqhoT+ ioKrx5scVBIFMmC4Y0y4j2NTv6nWqHg/1yhN X-Received: by 2002:a4a:e9f0:: with SMTP id w16mr13239349ooc.3.1635181668593; Mon, 25 Oct 2021 10:07:48 -0700 (PDT) Received: from localhost.localdomain ([2600:1700:a0:3dc8:205:1bff:fec0:b9b3]) by smtp.gmail.com with ESMTPSA id q2sm3076003ooe.12.2021.10.25.10.07.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 25 Oct 2021 10:07:48 -0700 (PDT) From: Bjorn Andersson To: Thierry Reding , =?UTF-8?q?Uwe=20Kleine-K=C3=B6nig?= , Lee Jones , Robert Foss Cc: linux-pwm@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org Subject: [PATCH v7 2/3] drm/bridge: ti-sn65dsi86: Use regmap_bulk_write API Date: Mon, 25 Oct 2021 10:09:24 -0700 Message-Id: <20211025170925.3096444-2-bjorn.andersson@linaro.org> X-Mailer: git-send-email 2.29.2 In-Reply-To: <20211025170925.3096444-1-bjorn.andersson@linaro.org> References: <20211025170925.3096444-1-bjorn.andersson@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The multi-register u16 write operation can use regmap_bulk_write() instead of two separate regmap_write() calls. It's uncertain if this has any effect on the actual updates of the underlying registers, but this at least gives the hardware the opportunity and saves us one transation on the bus. Signed-off-by: Bjorn Andersson --- Changes since v6: - None drivers/gpu/drm/bridge/ti-sn65dsi86.c | 5 +++-- 1 file changed, 3 insertions(+), 2 deletions(-) diff --git a/drivers/gpu/drm/bridge/ti-sn65dsi86.c b/drivers/gpu/drm/bridge/ti-sn65dsi86.c index 6154bed0af5b..5b59d8dd3acd 100644 --- a/drivers/gpu/drm/bridge/ti-sn65dsi86.c +++ b/drivers/gpu/drm/bridge/ti-sn65dsi86.c @@ -193,8 +193,9 @@ static const struct regmap_config ti_sn65dsi86_regmap_config = { static void ti_sn65dsi86_write_u16(struct ti_sn65dsi86 *pdata, unsigned int reg, u16 val) { - regmap_write(pdata->regmap, reg, val & 0xFF); - regmap_write(pdata->regmap, reg + 1, val >> 8); + u8 buf[2] = { val & 0xff, val >> 8 }; + + regmap_bulk_write(pdata->regmap, reg, buf, ARRAY_SIZE(buf)); } static u32 ti_sn_bridge_get_dsi_freq(struct ti_sn65dsi86 *pdata) -- 2.29.2