Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp704689pxb; Mon, 25 Oct 2021 17:03:19 -0700 (PDT) X-Google-Smtp-Source: ABdhPJycUoy3iZAZRUz1bPPi2F39xAv6rg3l4pn71fmhxyeheWD7QeOIvuOC/tpAIsB5f56Mb/99 X-Received: by 2002:a17:906:fb8b:: with SMTP id lr11mr25344380ejb.32.1635206599390; Mon, 25 Oct 2021 17:03:19 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1635206599; cv=none; d=google.com; s=arc-20160816; b=uixX1qVzMjiUsfT3xIlvYttm6hJIhqQdFhi6U++d+eYV0kMT0Uck2xS8en3jg+aljQ iubOpZUKT0LwxEHidBwL6vPo17kSj4UtOHJJTYdzUeVEXzN4fTOFgnCXXJftWpIapl8g brJJhdLDJYxEE/ui/GVBUjSYKs7sr3y7p8kuzeOVQayHSG5GYbBIIUplHXRqlFHc0NHF x5zMyyw7KgDsAAPt4CgmDMiP8frrX72VRntO/BhhE9cD/aYo1W1ZBpSVYW6eBRy96Cvm NpVTmzPK7swlrLQTQ5Lxj6qK/vXb6wFVb0O67+hnDPIprGxaM8yZ1B/F93qniWhLMLQM cLKg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=wANhbpxR/4O7BD+RaKRvidWweY/QUgyWxYTIgESgULU=; b=X48YTLiSQBoEYR4YVua1jK69SNDqKn+vdB6kkbKXTVDoe3DDpopXFgolxnbHLnoa9X fQfdpFKh7kViz706yYjWRJm0sBlcFX8cQRd/cpofAO0m9sL6sodpvw0t5yH3G43cxoW4 OH1ScdrXJVxdz7Wcs6z09xdKazx3aR2gm5yX4vv+pDVdHBjlxFgPYZOXh8GHgF2vUT9N H+5LShiQHLEKHigVaYHUsH01NZ3UHuu3t1Kw1Hwe080qMsurF4NMhwey1NCLkPMBpfgr OzeQaJwBBhr5Vczw5CRkBDxmZwIrKpHRRlG1F63p6303FMIQS+5Qc500iLG2RA+Rwvqy lOAw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linuxfoundation.org header.s=korg header.b="YoK/cu9/"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id x9si34583073edd.194.2021.10.25.17.02.47; Mon, 25 Oct 2021 17:03:19 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linuxfoundation.org header.s=korg header.b="YoK/cu9/"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236579AbhJYTo4 (ORCPT + 99 others); Mon, 25 Oct 2021 15:44:56 -0400 Received: from mail.kernel.org ([198.145.29.99]:53560 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235928AbhJYThh (ORCPT ); Mon, 25 Oct 2021 15:37:37 -0400 Received: by mail.kernel.org (Postfix) with ESMTPSA id 66CDD604DA; Mon, 25 Oct 2021 19:34:12 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=linuxfoundation.org; s=korg; t=1635190453; bh=zLzP8MrJRYIhDm6FAqz1hOTnK6Rub1ZHl8XPTbOKq6I=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=YoK/cu9/MvLqmKa9WCSQ6CUDdNmODGN5UZ8m7UG91ACd6mBK82tOiWSKjSIMTSuVu pKu1fQYdgi7Dz8VkGNXARlOwcPW2e5gXK2FXN4/owdW5zJtbSJElfp9d2gQeWpAwQC aao+XYMI3MVi1RJmPUcLtE2UGRLU2tjCCexho8cU= From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, =?UTF-8?q?Uwe=20Kleine-K=C3=B6nig?= , Dmitry Torokhov , Sasha Levin Subject: [PATCH 5.10 80/95] Input: snvs_pwrkey - add clk handling Date: Mon, 25 Oct 2021 21:15:17 +0200 Message-Id: <20211025191008.467129554@linuxfoundation.org> X-Mailer: git-send-email 2.33.1 In-Reply-To: <20211025190956.374447057@linuxfoundation.org> References: <20211025190956.374447057@linuxfoundation.org> User-Agent: quilt/0.66 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Uwe Kleine-König [ Upstream commit d997cc1715df7b6c3df798881fb9941acf0079f8 ] On i.MX7S and i.MX8M* (but not i.MX6*) the pwrkey device has an associated clock. Accessing the registers requires that this clock is enabled. Binding the driver on at least i.MX7S and i.MX8MP while not having the clock enabled results in a complete hang of the machine. (This usually only happens if snvs_pwrkey is built as a module and the rtc-snvs driver isn't already bound because at bootup the required clk is on and only gets disabled when the clk framework disables unused clks late during boot.) This completes the fix in commit 135be16d3505 ("ARM: dts: imx7s: add snvs clock to pwrkey"). Signed-off-by: Uwe Kleine-König Link: https://lore.kernel.org/r/20211013062848.2667192-1-u.kleine-koenig@pengutronix.de Signed-off-by: Dmitry Torokhov Signed-off-by: Sasha Levin --- drivers/input/keyboard/snvs_pwrkey.c | 29 ++++++++++++++++++++++++++++ 1 file changed, 29 insertions(+) diff --git a/drivers/input/keyboard/snvs_pwrkey.c b/drivers/input/keyboard/snvs_pwrkey.c index 2f5e3ab5ed63..65286762b02a 100644 --- a/drivers/input/keyboard/snvs_pwrkey.c +++ b/drivers/input/keyboard/snvs_pwrkey.c @@ -3,6 +3,7 @@ // Driver for the IMX SNVS ON/OFF Power Key // Copyright (C) 2015 Freescale Semiconductor, Inc. All Rights Reserved. +#include #include #include #include @@ -99,6 +100,11 @@ static irqreturn_t imx_snvs_pwrkey_interrupt(int irq, void *dev_id) return IRQ_HANDLED; } +static void imx_snvs_pwrkey_disable_clk(void *data) +{ + clk_disable_unprepare(data); +} + static void imx_snvs_pwrkey_act(void *pdata) { struct pwrkey_drv_data *pd = pdata; @@ -111,6 +117,7 @@ static int imx_snvs_pwrkey_probe(struct platform_device *pdev) struct pwrkey_drv_data *pdata; struct input_dev *input; struct device_node *np; + struct clk *clk; int error; u32 vid; @@ -134,6 +141,28 @@ static int imx_snvs_pwrkey_probe(struct platform_device *pdev) dev_warn(&pdev->dev, "KEY_POWER without setting in dts\n"); } + clk = devm_clk_get_optional(&pdev->dev, NULL); + if (IS_ERR(clk)) { + dev_err(&pdev->dev, "Failed to get snvs clock (%pe)\n", clk); + return PTR_ERR(clk); + } + + error = clk_prepare_enable(clk); + if (error) { + dev_err(&pdev->dev, "Failed to enable snvs clock (%pe)\n", + ERR_PTR(error)); + return error; + } + + error = devm_add_action_or_reset(&pdev->dev, + imx_snvs_pwrkey_disable_clk, clk); + if (error) { + dev_err(&pdev->dev, + "Failed to register clock cleanup handler (%pe)\n", + ERR_PTR(error)); + return error; + } + pdata->wakeup = of_property_read_bool(np, "wakeup-source"); pdata->irq = platform_get_irq(pdev, 0); -- 2.33.0