Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp1663506pxb; Tue, 26 Oct 2021 13:19:52 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwxKLId4WE2zmf8TwVmxz9EYLi3/3nRU1QTIuh9Pq9YofBE5hcNm2OgxdfdMvl15FOgLRTy X-Received: by 2002:a63:3c50:: with SMTP id i16mr5563474pgn.304.1635279591939; Tue, 26 Oct 2021 13:19:51 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1635279591; cv=none; d=google.com; s=arc-20160816; b=Z3Tin9qCEtNseWkdenAbQ6IZ75er4BsXj0j4eA8Hc+m7CHqaV/Z1dMbKuAy4mKFCRm Ahs+awGHoNIwqf9c3zxJF54ryAstFMWctxIrlLAYQzCxtJT+03QM2jABeAFXxr1JNPsA mB3t72juwRSYmoKr3L/x33sLEq3LyS8/0Rb6NakkKYR5xaZ3pPCRhCFp6x69v9Gjh1gR XFCAHWjJCgYXubVYPmYKYigfIvH1sXtPujdnu/6u7SF+Yr72DCWwuMjp3DEBk81/yWaz 3iJVhS2oD9qZhYJcaQSbp7wlF9fCd7BIGdD6gM2DvVv3D2oVbhJzkDct1+kY7Q+VLsWB XKlw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:to:from; bh=UzuySyqjnB4ofklEDJ5tMPZFQvoT7+R0dqlGhnLZZl0=; b=aBSHJjKKukUAVG8FY6t+IFx/Kyv0dHW4TyUkeKwqv80B3MPGZ5tBGlhyRBdezVXq9+ VYc+QKsKTG2zo0jDVAAn5E/gGzlnqKm1j7D1qWPFrhvW8HOGP/X2yfNpFCYvvU5nqKir DbVSfsBTrFWa4EDBu9itCky5D+CkEhAeoSUELCLyILTgpvyzx5JMC5iBtoStMiGja/AF ZxFvD2xRdluAL/q1C9kY+UJxooMX9GU32wX6VhyVTUVWDr2tqNwQG/Z+2Jy3MFdCOIlg azCp3TSRbY8qWMALOx7VP2D82DjnznxI4H4R9eVUaInzwWX+ERcni/LK1iSO7cunFEms 4rNA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id 22si32929475pgo.605.2021.10.26.13.19.39; Tue, 26 Oct 2021 13:19:51 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233384AbhJZPB0 convert rfc822-to-8bit (ORCPT + 99 others); Tue, 26 Oct 2021 11:01:26 -0400 Received: from gloria.sntech.de ([185.11.138.130]:37858 "EHLO gloria.sntech.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233004AbhJZPB0 (ORCPT ); Tue, 26 Oct 2021 11:01:26 -0400 Received: from ip5f5a6e92.dynamic.kabel-deutschland.de ([95.90.110.146] helo=diego.localnet) by gloria.sntech.de with esmtpsa (TLS1.3:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.92) (envelope-from ) id 1mfNuj-0006FX-DV; Tue, 26 Oct 2021 16:58:57 +0200 From: Heiko =?ISO-8859-1?Q?St=FCbner?= To: Vincent Chen , Paul Walmsley , Greentime Hu , linux-riscv , Linux Kernel Mailing List , Albert Ou , Palmer Dabbelt Subject: Re: [RFC PATCH v8 09/21] riscv: Add task switch support for vector Date: Tue, 26 Oct 2021 16:58:56 +0200 Message-ID: <1915012.4NSqcpqsIS@diego> In-Reply-To: References: MIME-Version: 1.0 Content-Transfer-Encoding: 8BIT Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Darius, Am Freitag, 22. Oktober 2021, 12:40:46 CEST schrieb Darius Rad: > On Fri, Oct 22, 2021 at 11:52:01AM +0800, Vincent Chen wrote: > > On Thu, Oct 21, 2021 at 6:50 PM Darius Rad wrote: > > > > > > On Wed, Oct 20, 2021 at 06:01:31PM -0700, Paul Walmsley wrote: > > > > Hello Darius, > > > > > > > > On Tue, 5 Oct 2021, Darius Rad wrote: > > > > > > > > > On Mon, Oct 04, 2021 at 08:36:30PM +0800, Greentime Hu wrote: > > > > > > Darius Rad 於 2021年9月29日 週三 下午9:28寫道: > > > > > > > > > > > > > > On Tue, Sep 28, 2021 at 10:56:52PM +0800, Greentime Hu wrote: > > > > > > > > Darius Rad 於 2021年9月13日 週一 下午8:21寫道: > > > > > > > > > > > > > > > > > > On 9/8/21 1:45 PM, Greentime Hu wrote: > > > > > > > > > > This patch adds task switch support for vector. It supports partial lazy > > > > > > > > > > save and restore mechanism. It also supports all lengths of vlen. > > > > > > > > [ ... ] > > > > > > > > > > > > > So this will unconditionally enable vector instructions, and allocate > > > > > > > > > memory for vector state, for all processes, regardless of whether vector > > > > > > > > > instructions are used? > > > > > > > > > > > > > > > > Yes, it will enable vector if has_vector() is true. The reason that we > > > > > > > > choose to enable and allocate memory for user space program is because > > > > > > > > we also implement some common functions in the glibc such as memcpy > > > > > > > > vector version and it is called very often by every process. So that > > > > > > > > we assume if the user program is running in a CPU with vector ISA > > > > > > > > would like to use vector by default. If we disable it by default and > > > > > > > > make it trigger the illegal instruction, that might be a burden since > > > > > > > > almost every process will use vector glibc memcpy or something like > > > > > > > > that. > > > > > > > > > > > > > > Do you have any evidence to support the assertion that almost every process > > > > > > > would use vector operations? One could easily argue that the converse is > > > > > > > true: no existing software uses the vector extension now, so most likely a > > > > > > > process will not be using it. > > > > > > > > > > > > Glibc ustreaming is just starting so you didn't see software using the > > > > > > vector extension now and this patchset is testing based on those > > > > > > optimized glibc too. Vincent Chen is working on the glibc vector > > > > > > support upstreaming and we will also upstream the vector version glibc > > > > > > memcpy, memcmp, memchr, memmove, memset, strcmp, strlen. Then we will > > > > > > see platform with vector support can use vector version mem* and str* > > > > > > functions automatically based on ifunc and platform without vector > > > > > > will use the original one automatically. These could be done to select > > > > > > the correct optimized glibc functions by ifunc mechanism. > > > > > > > > In your reply, I noticed that you didn't address Greentime's response > > > > here. But this looks like the key issue. If common library functions are > > > > vector-accelerated, wouldn't it make sense that almost every process would > > > > wind up using vector instructions? And thus there wouldn't be much point > > > > to skipping the vector context memory allocation? > > > > > > > > > > This issue was addressed in the thread regarding Intel AMX I linked to in a > > > previous message. I don't agree that this is the key issue; it is one of a > > > number of issues. What if I don't want to take the potential > > > power/frequency hit for the vector unit for a workload that, at best, uses > > > it for the occasional memcpy? What if the allocation fails, how will that > > > > Hi Darius, > > The memcpy function seems not to be occasionally used in the programs > > because many functions in Glibc use memcpy() to complete the memory > > copy. I use the following simple case as an example. > > test.c > > void main(void) { > > return; > > } > > Then, we compile it by "gcc test.c -o a.out" and execute it. In the > > execution, the memcpy() has been called unexpectedly. It is because > > many libc initialized functions will be executed before entering the > > user-defined main function. One of the example is __libc_setup_tls(), > > which is called by __libc_start_main(). The __libc_setup_tls() will > > use memcpy() during the process of creating the Dynamic Thread Vector > > (DTV). > > > > Therefore, I think the memcpy() is widely used in most programs. > > > > You're missing my point. Not every (any?) program spends a majority of the > time doing memcpy(), and even if a program did, all of my points are still > valid. > > Please read the discussion in the thread I referenced and the questions in > my prior message. for people reading along at home, do have a different link by chance? I.e. the link to https://lore.kernel.org/lkml/CALCETrW2QHa2TLvnUuVxAAheqcbSZ-5_WRXtDSAGcbG8N+gtdQ-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org/ is not a known message-id on lore.kernel.org it seems. Thanks Heiko > > > get reported to user space (hint: not well)? According to Greentime, > > > RISC-V vector is similar to ARM SVE, which allocates memory for context > > > state on first use and not unconditionally for all processes. > > > > > _______________________________________________ > linux-riscv mailing list > linux-riscv@lists.infradead.org > http://lists.infradead.org/mailman/listinfo/linux-riscv >