Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp1769712pxb; Tue, 26 Oct 2021 15:44:21 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzC9qk4Fns9nVnypqAgxXdL+oHLQsKqm1YuoJN/C341XIvr8QW9Cebp29/aPEvUVfQ44rYS X-Received: by 2002:a63:82c7:: with SMTP id w190mr16905986pgd.210.1635288261216; Tue, 26 Oct 2021 15:44:21 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1635288261; cv=none; d=google.com; s=arc-20160816; b=k9pyUe7s7wg9rezlgD05BCa0qSUcVvn8C+9FVsrUz9LpZ4tNOO54V2xqjUx6Nmwi2G SouyYJRxJKtbTmHQO851P1rzy800s/Zfp3Ch954zdgaX+fZBb6How/lU7fb/3SBeMTzM 9pP16p6/jJs790jz4G0DJh8jgdIlzD1NC8jLqhvo3o+NAylfC3LTkQr1irooNhQ0cztl skKV3XQyUmsPgfoPUzFL3mZmQxrDNPsYntBltzR1fGYMYMVHQDgVLQVlyOZXAixbKMBZ uEtS/CJYc+HX3d5JmtjCNJhOLEnVPr07E5sOXGYgTJwSeTDmpfJX+mhtPIkSlQiux32h MYgw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:robot-unsubscribe :robot-id:message-id:mime-version:references:in-reply-to:cc:subject :to:reply-to:sender:from:dkim-signature:dkim-signature:date; bh=QlvrxUu6IIiD5MlvAZcm0piFntGYxoWLlbxvaEZWE5o=; b=cq0O4aRpU1E/nbeZX9QuLrVy9eGuaTWrERsPGKPsz6P+WOjZ6PHBD+utEqkLb/fW3l 3AIBJK4seP3YR1wcgFyrxU5CdfQXtjFLlN8TUMlQagwg25CJpNaueMKE5eHbs511lHeP z4JAsompfw/+htEhCZLskZ68WQh/OJSbvpKdWVGDvYOd0A4piUThRcnZAHOH8Jbu4ASI ih7rJ9791k1/byTiBNZVahPWTW/JxYqkxKMtd4zFC87eyu3jYPaAzMrjXBtUQeZGIukn dDT1UA134LDy/kyFSJRS0d2Fz7ZJ+2Nk7YpDa0v9tAh5i3AmgOtGeJJY1lHcWfj4FFkq cGxA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linutronix.de header.s=2020 header.b=xkFyC10w; dkim=neutral (no key) header.i=@linutronix.de header.s=2020e header.b=wFlADc5a; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=linutronix.de Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id x5si23413119pll.127.2021.10.26.15.44.06; Tue, 26 Oct 2021 15:44:21 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linutronix.de header.s=2020 header.b=xkFyC10w; dkim=neutral (no key) header.i=@linutronix.de header.s=2020e header.b=wFlADc5a; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=linutronix.de Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S237429AbhJZQTh (ORCPT + 99 others); Tue, 26 Oct 2021 12:19:37 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:52594 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S237343AbhJZQTG (ORCPT ); Tue, 26 Oct 2021 12:19:06 -0400 Received: from galois.linutronix.de (Galois.linutronix.de [IPv6:2a0a:51c0:0:12e:550::1]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id CFA84C061745; Tue, 26 Oct 2021 09:16:42 -0700 (PDT) Date: Tue, 26 Oct 2021 16:16:40 -0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linutronix.de; s=2020; t=1635265001; h=from:from:sender:sender:reply-to:reply-to:subject:subject:date:date: message-id:message-id:to:to:cc:cc:mime-version:mime-version: content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=QlvrxUu6IIiD5MlvAZcm0piFntGYxoWLlbxvaEZWE5o=; b=xkFyC10w76D13svuLH0FRBuheFG3pX8TMG6PMjVmvc2hEnDXP7sTJ3wYj5kFjgPD4liDdR eQTRrj1CynQKw8pDE62jnItESKCH5VTmaPmz3WhhjliQy6oMCrb0HfIf+AegIqxVyQmD1L bcvxc78CdNFlsq1JMUUL3+vaohsYNKHAhzll4f17ijqvu28K5n4vhaDVa7F86KDnVXuMZN 37yxa/DMR4C49d05DtOdDBYbGbIc6hWHBLD+pm7jPY7PCtVWqJeNOqXfVXdxSTxl6W5wsN Eh9r6NXYPyxkmSmglgumCUYg6EYQrdMfnPKOKqHuW+aaJHmLNdve2YzRxJwnLQ== DKIM-Signature: v=1; a=ed25519-sha256; c=relaxed/relaxed; d=linutronix.de; s=2020e; t=1635265001; h=from:from:sender:sender:reply-to:reply-to:subject:subject:date:date: message-id:message-id:to:to:cc:cc:mime-version:mime-version: content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=QlvrxUu6IIiD5MlvAZcm0piFntGYxoWLlbxvaEZWE5o=; b=wFlADc5aJvKcbATYT53RbmWckq1yUJgCn3flA2LPcy12lB1DKQWxAkOI1mntPqfH0P8PDJ tOf/E7axJmpincBQ== From: "tip-bot2 for Chang S. Bae" Sender: tip-bot2@linutronix.de Reply-to: linux-kernel@vger.kernel.org To: linux-tip-commits@vger.kernel.org Subject: [tip: x86/fpu] x86/msr-index: Add MSRs for XFD Cc: "Chang S. Bae" , Thomas Gleixner , Borislav Petkov , x86@kernel.org, linux-kernel@vger.kernel.org In-Reply-To: <20211021225527.10184-14-chang.seok.bae@intel.com> References: <20211021225527.10184-14-chang.seok.bae@intel.com> MIME-Version: 1.0 Message-ID: <163526500059.626.2379111553914327176.tip-bot2@tip-bot2> Robot-ID: Robot-Unsubscribe: Contact to get blacklisted from these emails Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The following commit has been merged into the x86/fpu branch of tip: Commit-ID: dae1bd58389615d401a84aedc38fa075ef8f7de6 Gitweb: https://git.kernel.org/tip/dae1bd58389615d401a84aedc38fa075ef8f7de6 Author: Chang S. Bae AuthorDate: Thu, 21 Oct 2021 15:55:17 -07:00 Committer: Borislav Petkov CommitterDate: Tue, 26 Oct 2021 10:18:09 +02:00 x86/msr-index: Add MSRs for XFD XFD introduces two MSRs: - IA32_XFD to enable/disable a feature controlled by XFD - IA32_XFD_ERR to expose to the #NM trap handler which feature was tried to be used for the first time. Both use the same xstate-component bitmap format, used by XCR0. Signed-off-by: Chang S. Bae Signed-off-by: Thomas Gleixner Signed-off-by: Chang S. Bae Signed-off-by: Borislav Petkov Link: https://lkml.kernel.org/r/20211021225527.10184-14-chang.seok.bae@intel.com --- arch/x86/include/asm/msr-index.h | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/x86/include/asm/msr-index.h b/arch/x86/include/asm/msr-index.h index a7c4134..01e2650 100644 --- a/arch/x86/include/asm/msr-index.h +++ b/arch/x86/include/asm/msr-index.h @@ -625,6 +625,8 @@ #define MSR_IA32_BNDCFGS_RSVD 0x00000ffc +#define MSR_IA32_XFD 0x000001c4 +#define MSR_IA32_XFD_ERR 0x000001c5 #define MSR_IA32_XSS 0x00000da0 #define MSR_IA32_APICBASE 0x0000001b