Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp254480pxb; Wed, 27 Oct 2021 02:22:39 -0700 (PDT) X-Google-Smtp-Source: ABdhPJy8WETkSaWgtLt/tCgfMdfiPrJjy5aSCarJhN02cUCnMz9VPLQ+KTvHOD+qO49bFhRngbUm X-Received: by 2002:a17:90a:204:: with SMTP id c4mr4644749pjc.154.1635326559619; Wed, 27 Oct 2021 02:22:39 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1635326559; cv=none; d=google.com; s=arc-20160816; b=I42ncRuq/h048QFsakSxPO7NLJ3lqAgawi4mYDX4UFMTWa3gx4zGRTkN2NgMD+NSeu X41sGJW5cYWmUpcyON8Rz36iHgpCQ08245a3vWm05l+T+GmW80cdc6JgtsAOxLQZQeml DhJqXsi3woxI5A7anC8st6abCrT8ZdzCQ38HkvoCiy8opjKtLUvexefn/rmbvis7WnfT 4YZVsRjE6FeyV3ytxIJr3vR+gyF8avsXCqbCf3TypSRexrDBL9cssMmfnq3Z+yAswrC1 7PyA27/RBwBtpYPoY1EzNucKJTX3quNwARxZLsdky8yc0DNJQfpvrDxNMy6eOZYjowL7 r+cg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:to:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:from :dkim-signature; bh=6HninGHjU00bH5eVCy6XooFal4vp9u3x5fJV8kIC+uA=; b=hgZ/va9YAMuvz8SEPM9ykdadki3VorhoSodkhMfoFA8Es/KR0uT65T4riVmORlB9eG Loz/qmc0e4WdCH4x4p1cU5++caJTcVNmZiz+po4/wLumq4HkDi02oDNnDoJ1ayxTwjwt QrWuN1Z+l9m3sdDlzcCtVidn9m508MLuOLXxVKKAthCaUkTGVsax+REH2n+3n1s1kWMU L/la82IV0oefe1XUj/3dolZ49AbgYn5YHFAk3E7GmXWK3TBLY5nmuGDwlhStDeA3mjpE hc9+NlVVTK8Wd+7M1YoCmXU5LWSa9fpAcEaV6vbB2Nd4i2hT6TD6MPyr3KJ9pOhueToA CCYg== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@chromium.org header.s=google header.b=GdeVwkVG; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=chromium.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id lk11si5224454pjb.187.2021.10.27.02.21.56; Wed, 27 Oct 2021 02:22:39 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=fail header.i=@chromium.org header.s=google header.b=GdeVwkVG; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=chromium.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238662AbhJZTXq (ORCPT + 99 others); Tue, 26 Oct 2021 15:23:46 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:38788 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238643AbhJZTXj (ORCPT ); Tue, 26 Oct 2021 15:23:39 -0400 Received: from mail-qv1-xf29.google.com (mail-qv1-xf29.google.com [IPv6:2607:f8b0:4864:20::f29]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id AC94EC061745 for ; Tue, 26 Oct 2021 12:21:15 -0700 (PDT) Received: by mail-qv1-xf29.google.com with SMTP id c3so178446qvh.7 for ; Tue, 26 Oct 2021 12:21:15 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=6HninGHjU00bH5eVCy6XooFal4vp9u3x5fJV8kIC+uA=; b=GdeVwkVGRtoAKblBK0G2VD/nfgvizQGhhTAf49Bf9Xmg/5ZkjUAZIbpoCiX/Yam/1l HetBVgYMwSDsIuTeW5IA0z0LLYtbL34MiRvI8WC30jDg1hxmtwoE54Pz0W0pvuMrPZXt GSvUz25vDl4FcCnMG8H9bOTY+/3gOnVeN5RJ8= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=6HninGHjU00bH5eVCy6XooFal4vp9u3x5fJV8kIC+uA=; b=NSV1PHv4cV3LSyHybEiDGJ1OR15vXS1TVkERwkwOigU/KvChSJa4xjyRaAQdc+GuNA 7qdQhD5qGStAXRkmnA4s9eMOYh0zv/LmNllJs4L5n46bqBB4C4WHIGn0YNAbQ3/bItf8 soiDBY8TnulM9teBLRlaRHU0KDGmxReeU8nk98dVKiNXrCnCfXW7Z5eWXWYAljZ0HcF+ vfFUg9al0e6moVOhvk9yfoyBNJsbKRn5FdRpUoflBkg9tZHnopflb+fxXkIEKiY/j/T3 k8VhuZ3vjnaN7vTDnLaIdxO5cImUrzj2WW5uJHQ5o1ydQiFl0effocjNYfpdXBQWH0gB L6SQ== X-Gm-Message-State: AOAM532tifSBnzT58ojUCGA3io0LnWHp8WIpp/Kj/JqFgKIPK8rxN0yG 6qHdgoHv4VyhiWyose9uJ3Pnvw== X-Received: by 2002:ad4:5be1:: with SMTP id k1mr13793385qvc.65.1635276074918; Tue, 26 Oct 2021 12:21:14 -0700 (PDT) Received: from markyacoub.nyc.corp.google.com ([2620:0:1003:314:6c5e:8134:a5e1:b63b]) by smtp.gmail.com with ESMTPSA id c13sm2284643qtc.42.2021.10.26.12.21.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 26 Oct 2021 12:21:14 -0700 (PDT) From: Mark Yacoub Cc: seanpaul@chromium.org, pmenzel@molgen.mpg.de, Mark Yacoub , Mark Yacoub , Harry Wentland , Leo Li , Alex Deucher , =?UTF-8?q?Christian=20K=C3=B6nig?= , "Pan, Xinhui" , David Airlie , Daniel Vetter , amd-gfx@lists.freedesktop.org, dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org Subject: [PATCH v3 3/3] amd/amdgpu_dm: Verify Gamma and Degamma LUT sizes using DRM Core check Date: Tue, 26 Oct 2021 15:21:02 -0400 Message-Id: <20211026192104.1860504-3-markyacoub@chromium.org> X-Mailer: git-send-email 2.33.0.1079.g6e70778dc9-goog In-Reply-To: <20211026192104.1860504-1-markyacoub@chromium.org> References: <20211026192104.1860504-1-markyacoub@chromium.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit To: unlisted-recipients:; (no To-header on input) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Mark Yacoub [Why] drm_atomic_helper_check_crtc now verifies both legacy and non-legacy LUT sizes. There is no need to check it within amdgpu_dm_atomic_check. [How] Remove the local call to verify LUT sizes and use DRM Core function instead. Tested on ChromeOS Zork. v1: Remove amdgpu_dm_verify_lut_sizes everywhere. Signed-off-by: Mark Yacoub Reviewed-by: Sean Paul --- .../gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c | 8 ++--- .../gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.h | 1 - .../amd/display/amdgpu_dm/amdgpu_dm_color.c | 35 ------------------- 3 files changed, 4 insertions(+), 40 deletions(-) diff --git a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c index f74663b6b046e..47f8de1cfc3a5 100644 --- a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c +++ b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c @@ -10244,6 +10244,10 @@ static int amdgpu_dm_atomic_check(struct drm_device *dev, } } #endif + ret = drm_atomic_helper_check_crtcs(state); + if (ret) + return ret; + for_each_oldnew_crtc_in_state(state, crtc, old_crtc_state, new_crtc_state, i) { dm_old_crtc_state = to_dm_crtc_state(old_crtc_state); @@ -10253,10 +10257,6 @@ static int amdgpu_dm_atomic_check(struct drm_device *dev, dm_old_crtc_state->dsc_force_changed == false) continue; - ret = amdgpu_dm_verify_lut_sizes(new_crtc_state); - if (ret) - goto fail; - if (!new_crtc_state->enable) continue; diff --git a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.h b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.h index fcb9c4a629c32..22730e5542092 100644 --- a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.h +++ b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.h @@ -617,7 +617,6 @@ void amdgpu_dm_trigger_timing_sync(struct drm_device *dev); #define MAX_COLOR_LEGACY_LUT_ENTRIES 256 void amdgpu_dm_init_color_mod(void); -int amdgpu_dm_verify_lut_sizes(const struct drm_crtc_state *crtc_state); int amdgpu_dm_update_crtc_color_mgmt(struct dm_crtc_state *crtc); int amdgpu_dm_update_plane_color_mgmt(struct dm_crtc_state *crtc, struct dc_plane_state *dc_plane_state); diff --git a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.c b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.c index a022e5bb30a5c..319f8a8a89835 100644 --- a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.c +++ b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.c @@ -284,37 +284,6 @@ static int __set_input_tf(struct dc_transfer_func *func, return res ? 0 : -ENOMEM; } -/** - * Verifies that the Degamma and Gamma LUTs attached to the |crtc_state| are of - * the expected size. - * Returns 0 on success. - */ -int amdgpu_dm_verify_lut_sizes(const struct drm_crtc_state *crtc_state) -{ - const struct drm_color_lut *lut = NULL; - uint32_t size = 0; - - lut = __extract_blob_lut(crtc_state->degamma_lut, &size); - if (lut && size != MAX_COLOR_LUT_ENTRIES) { - DRM_DEBUG_DRIVER( - "Invalid Degamma LUT size. Should be %u but got %u.\n", - MAX_COLOR_LUT_ENTRIES, size); - return -EINVAL; - } - - lut = __extract_blob_lut(crtc_state->gamma_lut, &size); - if (lut && size != MAX_COLOR_LUT_ENTRIES && - size != MAX_COLOR_LEGACY_LUT_ENTRIES) { - DRM_DEBUG_DRIVER( - "Invalid Gamma LUT size. Should be %u (or %u for legacy) but got %u.\n", - MAX_COLOR_LUT_ENTRIES, MAX_COLOR_LEGACY_LUT_ENTRIES, - size); - return -EINVAL; - } - - return 0; -} - /** * amdgpu_dm_update_crtc_color_mgmt: Maps DRM color management to DC stream. * @crtc: amdgpu_dm crtc state @@ -348,10 +317,6 @@ int amdgpu_dm_update_crtc_color_mgmt(struct dm_crtc_state *crtc) bool is_legacy; int r; - r = amdgpu_dm_verify_lut_sizes(&crtc->base); - if (r) - return r; - degamma_lut = __extract_blob_lut(crtc->base.degamma_lut, °amma_size); regamma_lut = __extract_blob_lut(crtc->base.gamma_lut, ®amma_size); -- 2.33.0.1079.g6e70778dc9-goog