Received: by 2002:a05:6a10:5bc5:0:0:0:0 with SMTP id os5csp891327pxb; Wed, 27 Oct 2021 14:34:30 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwOvU122/l08HHR6kDmTsTZqG3oE915v3QLDN5zYxrPIuEKcDq4bBKMiou9I3foJxa8uRiL X-Received: by 2002:a17:906:82d1:: with SMTP id a17mr104186ejy.119.1635370385453; Wed, 27 Oct 2021 14:33:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1635370385; cv=none; d=google.com; s=arc-20160816; b=PZowhL9P5ycQ4tKvtAr56KEYOh+7DewGK66jwOBdVQQDDCfrDQkGIYQNUQi/j5W+aN RgmOWR0UvHMQz87egMOMqK5ZlxTwhA4sQRu5xSNLUz2AqArXd5hnziLjov1e7P9zxa2b Q8vKAkBjKl86XgRkEoPPV2XlvXLV/cYcxCMZIorxAZvUHcRU6bilrKNck8g4KvKjbYA2 kcDPcXTiRsszDTuKLdm0bG141I9JSz+FU49RLZ6+wWcTq46to9c+fzmAcnnIKyF1rKVp Zel3Ntuo8FJC8yH82vJ6GMEHjoz7vBGJNqp8EP8plwNi2PQeIsNfte+Y/7spVdKmnKvM kOnQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :message-id:subject:cc:to:from:date:dkim-signature; bh=kaTwXIJN40QCdVhjU8t/SSdOu1JqzIHQJoWDXuNybm0=; b=dzhix2lcSmoCzIsAE4NzLEw3jFXtqpveyb7Yg00Ilhfl9ZCjIedeyMbqCREgYnONVt kQru4Ir1EbELPsomwfnkb5QcLNmRpL7B8WQghLpUzeYW1MJ4+gD44wrqXCL0WP5JoEbR YLXlJnvyxSSvFP+HO7mlBMP/genzo2q7WRI6erm7C41SVyloMgZG77eCX7n75ndllSWe lN5zcbriFuzqTqHQCnK3vIwCbYOgP7PXoKv+yH2nuvo9jdcnZ+H2elxXvxuOlo+BA8ol IG/PLnS3sJVkGYpvpT9JVs8gC20flsabcJ8gM1mV3hvITQraJ/8rcEo3ymipf6s7kLxY vAQg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=PA786h6o; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id qa11si1486739ejc.126.2021.10.27.14.32.42; Wed, 27 Oct 2021 14:33:05 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=PA786h6o; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S243126AbhJ0RBh (ORCPT + 97 others); Wed, 27 Oct 2021 13:01:37 -0400 Received: from mail.kernel.org ([198.145.29.99]:60158 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S237929AbhJ0RBZ (ORCPT ); Wed, 27 Oct 2021 13:01:25 -0400 Received: by mail.kernel.org (Postfix) with ESMTPSA id 8962560EDF; Wed, 27 Oct 2021 16:58:59 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1635353939; bh=kaTwXIJN40QCdVhjU8t/SSdOu1JqzIHQJoWDXuNybm0=; h=Date:From:To:Cc:Subject:In-Reply-To:From; b=PA786h6onPARN5DmpCKcVlgIhdSBBgu5ndzyI6U+HKZ1g/MA5ycb5ijyGIiMzzQKF u87j4x6sL3i9EluMCuzknSv1hL0GJ57rkRx60UV5/FQ9YmfB22CuCH2pcd5uceVNvA EUR1nZ0y7WK6lw7hTzQk2P9j5TbbT1zdnTR+7LfJNX/9dajtJOFIR9T6/S0PIbpI/t HRg3xpUPL40GcJRSGCMzK4quK/+Du3fAhmUYq8AqwMZ4dEqE4aqS6Clvm1lpvS9u8U vJc0lfGe7ApcWkhkHzaKlt7eQsOK2LhQ0t6ZUVUoKmnCGpU9JA+E2UMXdKsKsXANN5 owBvlYRnkpNCw== Date: Wed, 27 Oct 2021 11:58:57 -0500 From: Bjorn Helgaas To: Jim Quinlan Cc: Rob Herring , Jim Quinlan , "open list:PCI NATIVE HOST BRIDGE AND ENDPOINT DRIVERS" , Nicolas Saenz Julienne , Mark Brown , "maintainer:BROADCOM BCM7XXX ARM ARCHITECTURE" , Florian Fainelli , Bjorn Helgaas , Saenz Julienne , "moderated list:BROADCOM BCM7XXX ARM ARCHITECTURE" , "moderated list:BROADCOM BCM2711/BCM2835 ARM ARCHITECTURE" , "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , open list Subject: Re: [PATCH v5 1/6] dt-bindings: PCI: Add bindings for Brcmstb EP voltage regulators Message-ID: <20211027165857.GA229979@bhelgaas> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, Oct 26, 2021 at 05:27:32PM -0400, Jim Quinlan wrote: > I don't think it matters but our PCIe controllers only have a single > root port. Just to kibitz, and I don't know anything about the DT binding under discussion here, but I would prefer if DTs and drivers did not have the "single root port" assumption baked deeply in them. I expect some controllers to support multiple root ports, and it would be really nice if the DTs and drivers all had similar structures with the single-root-port controllers just being the N=1 case. For example, some drivers put their per-root port stuff in *_add_pcie_port() functions, which I think is a nice way to do it because it leaves the door open for calling *_add_pcie_port() in a loop. Ironically, the only driver I see that looks like it currently supports multiple root ports is pci-mvebu.c, and it doesn't have an _add_pcie_port() function. Having this sort of consistent structure and naming across drivers is a huge help for ongoing maintenance. Bjorn